{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,24]],"date-time":"2025-09-24T08:20:36Z","timestamp":1758702036066},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/tvlsi.2012.2227847","type":"journal-article","created":{"date-parts":[[2012,12,21]],"date-time":"2012-12-21T19:05:11Z","timestamp":1356116711000},"page":"2160-2164","source":"Crossref","is-referenced-by-count":13,"title":["Improved High Code-Rate Soft BCH Decoder Architectures With One Extra Error Compensation"],"prefix":"10.1109","volume":"21","author":[{"given":"Yi-Min","family":"Lin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hsie-Chia","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen-Yi","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2065630"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537672"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"295","DOI":"10.1049\/ip-e.1991.0040","article-title":"vlsi design of inverse-free berlekamp-massey algorithm","volume":"138","author":"reed","year":"1991","journal-title":"Computers and Digital Techniques IEE Proceedings-"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352599"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/18.556693"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1972.1054746"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1976.1055617"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4234.922762"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/957846"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2005.1523556"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.1966.1053873"},{"key":"ref1","author":"blahut","year":"1983","journal-title":"Theory and Practice of Error Control Codes"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.1997.613227"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6606858\/06392304.pdf?arnumber=6392304","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:54:46Z","timestamp":1638219286000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6392304\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":13,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2227847","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}