{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T05:55:51Z","timestamp":1775454951967,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/tvlsi.2012.2227848","type":"journal-article","created":{"date-parts":[[2013,1,25]],"date-time":"2013-01-25T19:02:12Z","timestamp":1359140532000},"page":"2094-2105","source":"Crossref","is-referenced-by-count":48,"title":["3-D-TCAD-Based Parasitic Capacitance Extraction for Emerging Multigate Devices and Circuits"],"prefix":"10.1109","volume":"21","author":[{"given":"Ajay N.","family":"Bhoj","sequence":"first","affiliation":[]},{"given":"Rajiv V.","family":"Joshi","sequence":"additional","affiliation":[]},{"given":"Niraj K.","family":"Jha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","author":"vasileska","year":"2009","journal-title":"Computational Electronics Semi-Classical and Quantum Device Modeling and Simulation"},{"key":"ref32","author":"taur","year":"1998","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2005.1497065"},{"key":"ref30","first-page":"34.7.1","article-title":"Hardware-assisted 3D TCAD for predictive capacitance extraction in 32 nm SOI SRAMs","author":"bhoj","year":"2011","journal-title":"Proc Int Electron Devices Mtg"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424366"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2011.6081799"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.919308"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.891252"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588544"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2006.1705221"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418980"},{"key":"ref17","first-page":"1","article-title":"Demonstration of highly scaled FinFET SRAM cells with high- <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\kappa$<\/tex><\/formula>\/metal gate and investigation of characteristic variability for the 32 nm node and beyond","author":"kawasaki","year":"2008","journal-title":"Proc Int Electron Device Meeting"},{"key":"ref18","first-page":"19","article-title":"A 0.063 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu{\\rm m}^{2}$<\/tex><\/formula> FinFET SRAM cell demonstration with conventional lithography using a novel integration scheme with aggressively scaled fin and gate pitch","author":"basker","year":"2010","journal-title":"Proc Int Symp VLSI Tech Syst Applicat"},{"key":"ref19","first-page":"64","article-title":"A 0.021 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu{\\rm m}^{2}$<\/tex><\/formula> trigate SRAM cell with aggressively scaled gate and contact pitch","author":"guillorn","year":"2011","journal-title":"Proc Int Symp VLSI Tech Syst Applicat"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2003.821228"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2210421"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/22.146331"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2175359"},{"key":"ref6","first-page":"1","article-title":"Non-planar device architecture for 15 nm node: FinFET or trigate?","author":"lin","year":"2010","journal-title":"Proc Int SOI Conf"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2002.806923"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2009.5159323"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2006.282855"},{"key":"ref7","first-page":"844","article-title":"Sidewall transfer process and selective gate sidewall spacer formation technology for sub-15 nm FinFET with elevated source\/drain extension","author":"kaneko","year":"2005","journal-title":"Proc Int Electron Devices Meeting"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2126556"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0339"},{"key":"ref20","year":"2010","journal-title":"Sentaurus TCAD Tool Suite"},{"key":"ref22","first-page":"16","article-title":"Modeling of width-quantization-induced variations in logic FinFETs for 22 nm and beyond","author":"carlson","year":"2011","journal-title":"Proc Int Symp VLSI Tech Syst Applicat"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019279"},{"key":"ref24","first-page":"5","article-title":"Critical analysis of 14 nm device options","author":"muralidhar","year":"2011","journal-title":"Proc Int Conf Simul Semicond Process Devices"},{"key":"ref23","first-page":"14","article-title":"Sub-25 nm FinFET with advanced fin formation and short channel effect engineering","author":"yamashita","year":"2011","journal-title":"Proc Int Symp VLSI Tech Syst Applicat"},{"key":"ref26","year":"0","journal-title":"Sentaurus TCAD Application Examples and Notes"},{"key":"ref25","first-page":"12","article-title":"Scaling of SOI FinFETs down to fin width of 4 nm for the 10 nm technology node","author":"chang","year":"2011","journal-title":"Proc Int Symp VLSI Tech Syst Applicat"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6606858\/06421008.pdf?arnumber=6421008","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:54:46Z","timestamp":1638219286000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6421008\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":33,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2227848","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}