{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,7]],"date-time":"2025-11-07T13:19:20Z","timestamp":1762521560941},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/tvlsi.2012.2227849","type":"journal-article","created":{"date-parts":[[2012,12,24]],"date-time":"2012-12-24T19:01:38Z","timestamp":1356375698000},"page":"1965-1974","source":"Crossref","is-referenced-by-count":27,"title":["Security-Enabled Near-Field Communication Tag With Flexible Architecture Supporting Asymmetric Cryptography"],"prefix":"10.1109","volume":"21","author":[{"given":"Thomas","family":"Plos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Hutter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Feldhofer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maksimiljan","family":"Stiglic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Cavaliere","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","first-page":"551","article-title":"A fully integrated high security NFC target IC using 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS process","author":"lee","year":"2011","journal-title":"Proc ESSCIRC"},{"key":"ref10","year":"2009","journal-title":"FIPS 186-2 Digital Signature Standard (DSS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.43"},{"key":"ref12","year":"2003","journal-title":"Security and Chip Card ICs SLE 88CFX4000P"},{"key":"ref13","year":"2011","journal-title":"LPC1000(L)?32-bit MCU"},{"key":"ref14","year":"2008","journal-title":"FIPS-180-3 Secure Hash Standard"},{"key":"ref15","first-page":"202","article-title":"A bit-serial unified multiplier architecture for finite fields GF(p) and <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm GF}(2^{m})$<\/tex><\/formula>","volume":"2162","author":"gro\ufffdsch\ufffddl","year":"2001","journal-title":"Proc CHES"},{"key":"ref16","first-page":"401","author":"hein","year":"2008","journal-title":"Selected Areas in Cryptography"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1049\/ip-ifs:20055006","article-title":"aes implementation on a grain of sand","volume":"152","author":"feldhofer","year":"2005","journal-title":"Information Security IEE Proceedings"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"144","DOI":"10.1007\/978-3-642-21040-2_10","volume":"6633","author":"hutter","year":"2011","journal-title":"Information Security Theory and Practice. Security and Privacy of Mobile Devices in Wireless Communication"},{"key":"ref19","first-page":"189","article-title":"An ECDSA processor for RFID authentication","volume":"6370","author":"hutter","year":"2010","journal-title":"Proc RFIDSec"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/RFIDEURASIA.2007.4368097"},{"key":"ref4","first-page":"115","volume":"3860","author":"tuyls","year":"2006","journal-title":"Topics in Cryptology"},{"key":"ref27","year":"2011","journal-title":"Grazer Forscher Entwickeln Echtheitspr\ufffdfer"},{"key":"ref3","first-page":"1","article-title":"Public-key cryptography for RFID-tags","author":"batina","year":"2006","journal-title":"Proc RFIDSec"},{"key":"ref6","year":"2001","journal-title":"Identification cards?Contactless integrated circuit(s) cards?Proximity cards?Part 3 Initialization and anticollision"},{"key":"ref29","first-page":"376","article-title":"Design of a 2 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/formula> RFID baseband processor featuring an AES cryptography primitive","author":"ricci","year":"2008","journal-title":"Proc Int Conf Electron Circuits Syst"},{"key":"ref5","year":"2007","journal-title":"NFC Forum Type 4 Tag Operation?Technical Specification"},{"key":"ref8","year":"1995","journal-title":"Information technology?Identification cards?Integrated circuit(s) cards with contacts?Part 4 Interindustry commands for interchange"},{"key":"ref7","year":"2008","journal-title":"Identification Cards?Contactless Integrated Circuit(s) Cards?Proximity Cards?Part 4 Transmission Protocol"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.40"},{"key":"ref9","year":"2001","journal-title":"FIPS-197 Advanced Encryption Standard"},{"key":"ref1","first-page":"357","article-title":"Strong authentication for RFID systems using the AES algorithm","volume":"3156","author":"feldhofer","year":"2004","journal-title":"Proc CHES"},{"key":"ref20","author":"mangard","year":"2007","journal-title":"Power Analysis Attacks Revealing the Secrets of Smart Cards"},{"key":"ref22","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Proc Crypto"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1987-0866113-7"},{"key":"ref24","first-page":"1","article-title":"Semi-passive RFID development platform for implementing and attacking security tags","author":"feldhofer","year":"2010","journal-title":"Proc Int Conf RISC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29912-4_2"},{"key":"ref26","year":"2011","journal-title":"Schl\ufffdssel zur Authentizit\ufffdt"},{"key":"ref25","year":"2008","journal-title":"The AMS AG Website"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6606858\/06393505.pdf?arnumber=6393505","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:54:46Z","timestamp":1638219286000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6393505\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":30,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2227849","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}