{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:04:06Z","timestamp":1761581046355},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/tvlsi.2012.2228015","type":"journal-article","created":{"date-parts":[[2012,12,19]],"date-time":"2012-12-19T19:41:03Z","timestamp":1355946063000},"page":"2165-2178","source":"Crossref","is-referenced-by-count":21,"title":["Implementing Flexible Reliability in a Coarse-Grained Reconfigurable Architecture"],"prefix":"10.1109","volume":"21","author":[{"given":"Dawood","family":"Alnajjar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroaki","family":"Konoura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Younghun","family":"Ko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yukio","family":"Mitsuyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takao","family":"Onoye","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","author":"mukherjee","year":"2008","journal-title":"Architecture Design for Soft Errors"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775997"},{"key":"ref11","first-page":"1","article-title":"Radiation testing update, SEU mitigation, and availability analysis of the virtex fpga for space reconfigurable computing","author":"fuller","year":"2001","journal-title":"Proc Milit Aerosp Programm Logic Devices Conf"},{"key":"ref12","first-page":"1","article-title":"Proton testing of SEU mitigation methods for the virtex FPGA","author":"carmichael","year":"2001","journal-title":"Proc Milit Aerosp Appl Programm Logic Devices Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913368"},{"key":"ref14","first-page":"845","article-title":"Design of a fault-tolerant coarse-grained reconfigurable architecture: A case study","author":"jafri","year":"2010","journal-title":"Proc Int Symp Quality Electron Des"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2011.5783133"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2010.5546249"},{"key":"ref17","article-title":"Radiation hardened field programmable object array (FPOA) for space processing","author":"wick","year":"2007","journal-title":"Military and Aerospace FPGA and Applications"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272317"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e89-a.12.3652"},{"key":"ref28","first-page":"1","article-title":"Logic SER characterization","author":"zhu","year":"2008","journal-title":"IEEE Proc Int Rel Phys Symp"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.88"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173252"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2000.876036"},{"key":"ref29","author":"blanchard","year":"1998","journal-title":"Logistics engineering and management"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766651"},{"key":"ref8","year":"2007","journal-title":"Actel"},{"key":"ref7","author":"houghton","year":"1997","journal-title":"The engineer's error coding handbook"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.910130"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629973"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.12.3651"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2010.5784754"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2006.251221"},{"key":"ref24","year":"2009","journal-title":"JEDEC Standard JESD89"},{"key":"ref23","author":"kastensmidt","year":"2006","journal-title":"Fault-Tolerance Techniques for SRAM-based FPGAs"},{"key":"ref26","doi-asserted-by":"crossref","DOI":"10.1201\/9781315217864","author":"iniewski","year":"2010","journal-title":"Radiation Effects in Semiconductors"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.14"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6624128\/06387625.pdf?arnumber=6387625","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:54:46Z","timestamp":1638219286000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6387625\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":30,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2228015","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,12]]}}}