{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T19:00:41Z","timestamp":1761418841448,"version":"3.28.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/tvlsi.2012.2229305","type":"journal-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T04:36:36Z","timestamp":1361248596000},"page":"2206-2213","source":"Crossref","is-referenced-by-count":10,"title":["Time-Interleaved and Circuit-Shared Dual-Channel 10 b 200 MS\/s 0.18 $\\mu{\\rm m}$ CMOS Analog-to-Digital Convertor"],"prefix":"10.1109","volume":"21","author":[{"given":"Hyo-Jin","family":"Kim","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, Sogang University, Seoul, Korea"}]},{"given":"Tai-Ji","family":"An","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Sogang University, Seoul, Korea"}]},{"given":"Sung-Meen","family":"Myung","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Sogang University, Seoul, Korea"}]},{"given":"Seung-Hoon","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Sogang University, Seoul, Korea"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835823"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el:20070030"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.557628"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.2199"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E92.C.1194"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/82.943332"},{"key":"ref16","first-page":"329","article-title":"A 10 b 100 MS\/s 25.2 mW 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS ADC with various circuit sharing techniques","author":"park","year":"2009","journal-title":"Proc IEEE Int SoC Design Conf"},{"key":"ref17","first-page":"279","article-title":"A circuit-shared double-channel low-power 10 b 170 MS\/s 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS ADC","author":"myung","year":"2011","journal-title":"Proc ITC-CSCC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917427"},{"key":"ref19","first-page":"264","article-title":"A 1 GS\/s 11 b time-interleaved ADC in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS","author":"gupta","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref4","first-page":"458","article-title":"A 10 b 205 MS\/s 1 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/formula> 90 nm CMOS pipeline ADC for flat-panel display applications","author":"lee","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref3","first-page":"151","article-title":"A 10 b 200 MS\/s pipelined folding ADC with offset calibration","author":"hsu","year":"2007","journal-title":"Proc 24th Eur Solid-State Circuits Conf"},{"key":"ref6","first-page":"832","article-title":"A 14 b 100 MS\/s digitally self-calibrated pipelined ADC in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS","author":"bogner","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref5","first-page":"462","article-title":"A 92.5 mW 205 MS\/s 10 b pipeline IF ADC implemented in 1.2\/3.3 V 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS","author":"hernes","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1004571"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672079"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.933460"},{"key":"ref1","first-page":"531","article-title":"Offset and dynamic gain-mismatch reduction techniques for 10 b 200 MS\/s parallel pipeline ADCs","author":"lee","year":"2005","journal-title":"Proc 31st Eur Solid-State Circuits Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2005.1541585"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.873862"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/81.915383"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICSCCN.2011.6024546"},{"key":"ref24","first-page":"459","article-title":"A 10-bit 200 MS\/s pipeline A\/D converter for high-speed video signal digitizer","author":"nezuka","year":"2006","journal-title":"Proc IEEE Asian Solid-State Conf"},{"key":"ref23","first-page":"462","article-title":"A 5.37 mW 10 b 200 MS\/s dual-path pipelined ADC","author":"chai","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref26","first-page":"309","article-title":"A 52 mW 10 b 210 MS\/s two-step ADC for digital-IF receivers in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS","author":"cao","year":"2008","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref25","first-page":"19","article-title":"A 9.15 mW 0.22 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/formula> 10 b 204 MS\/s pipelined SAR ADC in 65 nm CMOS","author":"jeon","year":"2010","journal-title":"Proc IEEE Custom Integr Circuits Conf"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6624128\/06464606.pdf?arnumber=6464606","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,12]],"date-time":"2024-11-12T18:55:32Z","timestamp":1731437732000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6464606\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":26,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2229305","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2013,12]]}}}