{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:59:27Z","timestamp":1759147167779},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/tvlsi.2012.2230035","type":"journal-article","created":{"date-parts":[[2013,1,11]],"date-time":"2013-01-11T19:09:03Z","timestamp":1357931343000},"page":"2226-2239","source":"Crossref","is-referenced-by-count":11,"title":["Timing Uncertainty in 3-D Clock Trees Due to Process Variations and Power Supply Noise"],"prefix":"10.1109","volume":"21","author":[{"given":"Hu","family":"Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vasilis F.","family":"Pavlidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xifan","family":"Tang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Burleson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2099590"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2026200"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393940"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7871-4"},{"key":"ref37","author":"tsay","year":"2000","journal-title":"IBM Clock Benchmarks"},{"key":"ref36","year":"2010","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref35","year":"2008","journal-title":"ASU Predictive Technology Model"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.82"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.831573"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2089706"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2063931"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870925"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"ref15","author":"jain","year":"2010","journal-title":"Three Dimensional Integrated Circuit Design (Integrated Circuits and Systems)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/92.974902"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/9780470545492"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2004.825480"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E93.A.2399"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146964"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594303"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187497"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810285"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938042"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013990"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811107"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722264"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2011.5898792"},{"key":"ref2","author":"pavlidis","year":"2009","journal-title":"Three-Dimensional Integrated Circuit Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006057"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-0261-0","author":"xanthopoulos","year":"2009","journal-title":"Clocking in Modern VLSI Systems"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437560"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187512"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669168"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233512"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850834"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863750"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/43.822622"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6624128\/06410052.pdf?arnumber=6410052","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:54:46Z","timestamp":1638219286000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6410052\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":38,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2230035","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,12]]}}}