{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T02:50:12Z","timestamp":1710384612003},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/tvlsi.2012.2231889","type":"journal-article","created":{"date-parts":[[2013,3,12]],"date-time":"2013-03-12T18:24:46Z","timestamp":1363112686000},"page":"99-112","source":"Crossref","is-referenced-by-count":23,"title":["Gate Mapping Automation for Asynchronous NULL Convention Logic Circuits"],"prefix":"10.1109","volume":"22","author":[{"given":"Farhad A.","family":"Parsan","sequence":"first","affiliation":[]},{"given":"Waleed K.","family":"Al-Assadi","sequence":"additional","affiliation":[]},{"given":"Scott C.","family":"Smith","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/BF01788562"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706841"},{"key":"ref12","first-page":"218","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000305"},{"key":"ref14","first-page":"1","author":"martin","year":"1990","journal-title":"Development in Concurrency and Communication"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(92)90001-F"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/12.123377"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/92.736128"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(93)90035-B"},{"key":"ref19","first-page":"454","article-title":"Evaluation of function blocks for asynchronous design","author":"nielsen","year":"1994","journal-title":"Proc Eur Conf Design Autom"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836983"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1246161"},{"key":"ref27","author":"cormen","year":"2001","journal-title":"Introduction to Algorithms"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-79800-9","author":"smith","year":"2009","journal-title":"Synthesis Lectures on Digital Circuits and Systems"},{"key":"ref6","author":"bhaskaran","year":"2007","journal-title":"Automated synthesis and cycle reduction optimization for asynchronous NULL convention circuits using industry-standard CAD tools"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.911339"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2008.4616801"},{"key":"ref8","first-page":"66","article-title":"Measuring an asynchronous processor's power and noise","author":"mccardle","year":"2001","journal-title":"Proc Synopsys Users Group Conf"},{"key":"ref7","first-page":"65","article-title":"Uncle?an RTL approach to asynchronous design","author":"reese","year":"2012","journal-title":"Proc 18th IEEE Int Symp Adv Res Asynchron Circuits Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/0471702897"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2003.12.004"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1996.542821"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358055"},{"key":"ref22","author":"bardsley","year":"1998","journal-title":"Balsa An asynchronous circuit synthesis system"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.25"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-0163-9","author":"godsil","year":"2001","journal-title":"Algebraic Graph Theory"},{"key":"ref23","author":"edwards","year":"2006","journal-title":"Balsa A Tutorial Guide"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1552285.1552286"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/0196-6774(86)90032-5"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6690268\/06478840.pdf?arnumber=6478840","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,30]],"date-time":"2023-06-30T05:59:37Z","timestamp":1688104777000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6478840\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":29,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2231889","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,1]]}}}