{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T12:56:31Z","timestamp":1773406591587,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/tvlsi.2012.2231949","type":"journal-article","created":{"date-parts":[[2013,2,1]],"date-time":"2013-02-01T19:48:49Z","timestamp":1359748129000},"page":"185-190","source":"Crossref","is-referenced-by-count":16,"title":["Evaluation of Leakage Reduction Alternatives for Deep Submicron Dynamic Nonuniform Cache Architecture Caches"],"prefix":"10.1109","volume":"22","author":[{"given":"Alessandro","family":"Bardine","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel","family":"Comparetti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierfrancesco","family":"Foglia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cosimo Antonio","family":"Prete","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.812370"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2005.1518068"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2005814"},{"key":"ref13","first-page":"400","article-title":"Modeling the minimum standby supply voltage of a full SRAM array","author":"wang","year":"2007","journal-title":"Proc Eur Solid State Circuits Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5118319"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0078"},{"key":"ref16","author":"desikan","year":"2001","journal-title":"Sim-Alpha A Validated Execution-Driven Alpha 21264 Simulator"},{"key":"ref17","author":"thoziyoor","year":"2008","journal-title":"CACTI 5 1"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2011.99"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"99","DOI":"10.1109\/MM.2003.1261393","article-title":"NUCA: A non-uniform cache access architecture for wire-delay dominated on-chip caches","volume":"23","author":"kim","year":"2003","journal-title":"IEEE Micro"},{"key":"ref3","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1504\/IJHPSA.2010.034542"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1327171.1327184"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/507052.507055"},{"key":"ref7","first-page":"148","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"Proc Int Symp Comput Architect"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079430"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090736"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2008.52"},{"key":"ref24","first-page":"106","article-title":"The implementation of the 65 nm dual-core 64 b merom processor","author":"sakran","year":"2007","journal-title":"Proc Int Solid State Circuits Conf"},{"key":"ref23","first-page":"425","article-title":"New category ultra-thin notchless 6T SRAM cell layout topologies for sub-22 nm","author":"mann","year":"2011","journal-title":"Proc Int Symp Quality Electronic Design"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2010.20"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2005.03.003"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6690268\/06428726.pdf?arnumber=6428726","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:54:47Z","timestamp":1638219287000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6428726\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":26,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2231949","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,1]]}}}