{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T17:51:57Z","timestamp":1648921917733},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/USG.html"},{"start":{"date-parts":[[2013,12,1]],"date-time":"2013-12-01T00:00:00Z","timestamp":1385856000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/USG.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,12]]},"DOI":"10.1109\/tvlsi.2012.2232319","type":"journal-article","created":{"date-parts":[[2013,2,5]],"date-time":"2013-02-05T19:02:16Z","timestamp":1360090936000},"page":"2274-2285","source":"Crossref","is-referenced-by-count":1,"title":["A 5-Gb\/s Automatic Sub-Bit Between-Pair Skew Compensator for Parallel Data Communications in 0.13-$\\mu{\\rm m}$ CMOS"],"prefix":"10.1109","volume":"21","author":[{"given":"Yuxiang","family":"Zheng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Payne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Morgan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hoi","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2033399"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494101"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2094317"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"593","DOI":"10.1109\/JSSC.2005.843623","article-title":"A CMOS 0.25-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> continuous-time FIR filter with 125 ps per tap delay as fractionally spaced receiver equalizer for 1 Gbps data transmission","volume":"40","author":"lin","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref11","first-page":"46","article-title":"A 20 Gb\/s burst-mode CDR circuit using injection-locking technique","author":"lee","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref5","first-page":"71","article-title":"A 5 Gb\/s automatic sub-bit between-pair skew compensator for parallel data communications in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS","author":"zheng","year":"2010","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4.278358"},{"key":"ref8","first-page":"113","article-title":"A 18 mW 10 Gbps continuous-time FIR equalizer for wired line data communications in 0.12 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS","author":"liu","year":"2009","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"1908","DOI":"10.1109\/JSSC.2006.875302","article-title":"A 2.5-to 3.5-Gb\/s adaptive fir equalizer with continuous-time wide-bandwidth delay line in 0.25-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS","volume":"41","author":"lin","year":"2006","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.881207"},{"key":"ref9","first-page":"232","article-title":"A CMOS 1 Gb\/s 5-tap transversal equalizer based on inductorless 3rd-order delay cells","author":"hernandez-garduno","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.760375"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6624128\/06450117.pdf?arnumber=6450117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T21:51:31Z","timestamp":1643320291000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6450117\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,12]]},"references-count":12,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2232319","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,12]]}}}