{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T07:00:58Z","timestamp":1771657258440,"version":"3.50.1"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/tvlsi.2012.2232684","type":"journal-article","created":{"date-parts":[[2013,1,17]],"date-time":"2013-01-17T19:04:33Z","timestamp":1358449473000},"page":"181-185","source":"Crossref","is-referenced-by-count":45,"title":["Low-Power Pulse-Triggered Flip-Flop Design Based on a Signal Feed-Through"],"prefix":"10.1109","volume":"22","author":[{"given":"Jin-Fa","family":"Lin","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2033538"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2030113"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041376"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041377"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.938376"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1145\/566421.566424","article-title":"Conditional precharge techniques for power-efficient dual-edge clocking","author":"nedovic","year":"2002","journal-title":"Proc Int Symp Low-Power Electron Design"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.826192"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"2429","DOI":"10.1109\/ISCAS.2005.1465116","article-title":"A low-power static dual edgetriggered flip-flop using an output-controlled discharge configuration","author":"phyu","year":"2005","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2096483"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20041241"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488543"},{"key":"ref3","first-page":"482","article-title":"Conditional push-pull pulsed latch with 726 fJops energy delay product in 65 nm CMOS","author":"consoli","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.760383"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803943"},{"key":"ref7","first-page":"207","article-title":"Comparative delay and energy of single edge-triggered and dual edge triggered pulsed flip-flops for high-performance microprocessors","author":"tschanz","year":"2001","journal-title":"Proc ISPLED"},{"key":"ref2","first-page":"338","article-title":"A 77% energy saving 22-transistor single phase clocking D-flip-flop with adoptive-coupling configuration in 40 nm CMOS","author":"chen","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.668997"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2010.2080693"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008453"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0567"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2002426"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6690268\/06414666.pdf?arnumber=6414666","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:54:47Z","timestamp":1638219287000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6414666\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":22,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2232684","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,1]]}}}