{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T22:41:55Z","timestamp":1774392115157,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/tvlsi.2012.2232946","type":"journal-article","created":{"date-parts":[[2014,1,3]],"date-time":"2014-01-03T19:21:57Z","timestamp":1388776917000},"page":"190-195","source":"Crossref","is-referenced-by-count":25,"title":["Resistive Threshold Logic"],"prefix":"10.1109","volume":"22","author":[{"given":"Alex Pappachen","family":"James","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linu Rose V. J.","family":"Francis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dinesh S.","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/92.250190"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0016860"},{"key":"ref10","author":"roth","year":"1995","journal-title":"Fundamentals of Logic Design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"ref11","author":"allen","year":"2011","journal-title":"CMOS Analog Circuit Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00073"},{"key":"ref12","first-page":"159","article-title":"Ultralow sub-500 na operating current high-performance","author":"goux","year":"2012","journal-title":"Proc Symp VLSI Technol"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4687366"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0279"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"637","DOI":"10.1109\/T-C.1974.224003","article-title":"a method for generating prime implicants of a boolean expression","volume":"c 23","author":"hwa","year":"1974","journal-title":"IEEE Transactions on Computers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1088\/0143-0807\/30\/4\/001"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/ree.1968.0042"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6690268\/06409487.pdf?arnumber=6409487","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:54:47Z","timestamp":1638219287000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6409487\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":12,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2232946","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,1]]}}}