{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,23]],"date-time":"2024-05-23T05:51:37Z","timestamp":1716443497814},"reference-count":50,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,1]]},"DOI":"10.1109\/tvlsi.2012.2236114","type":"journal-article","created":{"date-parts":[[2013,1,17]],"date-time":"2013-01-17T19:04:33Z","timestamp":1358449473000},"page":"168-180","source":"Crossref","is-referenced-by-count":7,"title":["WCET-Aware Re-Scheduling Register Allocation for Real-Time Embedded Systems With Clustered VLIW Architecture"],"prefix":"10.1109","volume":"22","author":[{"given":"Yazhi","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianhua","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingan","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chun Jason","family":"Xue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","author":"glaskowsky","year":"1998","journal-title":"MAP1000 unfolds at Equator"},{"key":"ref38","year":"1998","journal-title":"TMS320C62x\/C67x CPU and Instruction Set Reference Guide"},{"key":"ref33","first-page":"160","article-title":"Modulo scheduling with integrated register spilling for clustered VLIW architectures","author":"zalamea","year":"2001","journal-title":"Proc 34th Annu Int Symp Microarch"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSS.2000.874027"},{"key":"ref31","first-page":"133","article-title":"Cars: A new code generation framwork for clustered ILP processors","author":"kailars","year":"2001","journal-title":"Proc 7th Int Symp High-Perf Comput Arch Conf"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2000.888353"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/40.820055"},{"key":"ref36","first-page":"203","article-title":"Lx: a technology platform for customizable VLIW embedded processing","author":"faraboschi","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2010.65"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953298"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742792"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/567270.567274"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1002\/spe.826"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2011.05.006"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630100"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/(SICI)1097-024X(199608)26:8<929::AID-SPE40>3.3.CO;2-K"},{"key":"ref22","first-page":"216","article-title":"Register allocation by puzzle solving","author":"pereira","year":"2008","journal-title":"Proc SIGPLAN Conf Program Lang Design Implement"},{"key":"ref21","first-page":"1","article-title":"Register allocation for programs in SSA form","author":"hack","year":"2006","journal-title":"Proc Int Conf Compil Constr"},{"key":"ref24","first-page":"1","article-title":"Complexity of sequencing problems","volume":"2","author":"ullman","year":"1976","journal-title":"Comput Commun"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/0096-0551(81)90048-5"},{"key":"ref26","first-page":"61","article-title":"A code generation framwork for VLIW architectures with partitioned register banks","author":"jang","year":"1998","journal-title":"Proc 3rd Int Conf Massiv Parall Comput Syst"},{"key":"ref25","first-page":"180","author":"ellis","year":"1986","journal-title":"Bulldog A Compiler for VLIW Architectures"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403667"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2007.37"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364510"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2009.11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2006.32"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2011.142"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/502874.502878"},{"key":"ref15","year":"1997","journal-title":"TMS320C62xx CPU and instruction set Reference guide"},{"key":"ref16","first-page":"1","article-title":"Digital 21264 sets new standard","volume":"10","author":"gwennap","year":"1996","journal-title":"Microprocess Rep"},{"key":"ref17","year":"2010","journal-title":"An Infrastructure for Research in Backend Compilation and Architecture Exploration"},{"key":"ref18","year":"2002","journal-title":"MiBench Version 1 0"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/330249.330250"},{"key":"ref4","year":"2000","journal-title":"Motorola DSP 56300 Family Manual"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1034774.1034776"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/996893.996875"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1879021.1879030"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/229542.229546"},{"key":"ref7","author":"briggs","year":"1992","journal-title":"Register allocation via graph coloring"},{"key":"ref49","first-page":"20","article-title":"Register allocation for simultaneous reduction of energy and peak temperature on registers","author":"liu","year":"2011","journal-title":"Proc DATE Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2008.20"},{"key":"ref46","first-page":"97","article-title":"An accurate worst case timing analysis technique for RISC processors","author":"lim","year":"1993","journal-title":"Proc 17th IEEE Real-Time Syst Symp"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/BF01088696"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722171"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-011-9139-4"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1994.342718"},{"key":"ref41","first-page":"244","article-title":"A flexible tradeoff between code size and WCET using a dual instruction set processor","author":"lee","year":"2004","journal-title":"Proc SCOPES Conf"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1273444.1254801"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1995.495218"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6690268\/06414665.pdf?arnumber=6414665","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:54:47Z","timestamp":1638219287000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6414665\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,1]]},"references-count":50,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2012.2236114","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,1]]}}}