{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T02:37:28Z","timestamp":1772159848337,"version":"3.50.1"},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2013,11,1]],"date-time":"2013-11-01T00:00:00Z","timestamp":1383264000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/tvlsi.2013.2238957","type":"journal-article","created":{"date-parts":[[2013,1,31]],"date-time":"2013-01-31T14:52:49Z","timestamp":1359643969000},"page":"2034-2044","source":"Crossref","is-referenced-by-count":22,"title":["An 8-to-1 bit 1-MS\/s SAR ADC With VGA and Integrated Data Compression for Neural Recording"],"prefix":"10.1109","volume":"21","author":[{"given":"Vikram","family":"Chaturvedi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tejasvi","family":"Anand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bharadwaj","family":"Amrutur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.933473"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"ref12","first-page":"244","article-title":"A 1.9 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/formula> 4.4 fJ\/conversion-step 10 b 1 MS\/s charge-redistribution ADC","author":"van elzakker","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tec Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2007.4425772"},{"key":"ref14","first-page":"470","article-title":"A 70 dB DR 10b 0-to-80 MS\/s current-integrating SAR ADC with adaptive dynamic range","author":"malki","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.858479"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.2691"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/19.106306"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897157"},{"key":"ref4","first-page":"432","article-title":"A flexible clockless 32-ch simultaneous wireless neural recording system with adjustable resolution","author":"yin","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813296"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2023159"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.811979"},{"key":"ref29","first-page":"190","article-title":"A resolution-reconfigurable 5-to-10b 0.4-to-V power scalable SAR ADC","author":"yip","year":"2011","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2108770"},{"key":"ref8","first-page":"507","article-title":"A 1-V 60-<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/formula> 16-channel interface chip for implantable neural recording","author":"liew","year":"2009","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2178731"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNSRE.2009.2023298"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050629"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TNSRE.2009.2021607"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2004.826683"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2011.2174992"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/0013-4694(79)90219-0"},{"key":"ref24","first-page":"32","article-title":"A mismatch insensitive CMOS dynamic comparator for pipeline A\/D converters","volume":"1","author":"sumanen","year":"2000","journal-title":"Proc 7th IEEE Int Conf Electron Circuits Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2011.2145418"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2011.2163404"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2006.342249"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6606858\/06425797.pdf?arnumber=6425797","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:54:47Z","timestamp":1638201287000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6425797\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":29,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2238957","relation":{"is-referenced-by":[{"id-type":"doi","id":"10.1038\/s41598-025-21817-6","asserted-by":"object"}]},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013,11]]}}}