{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T08:04:49Z","timestamp":1767773089674},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/tvlsi.2013.2239318","type":"journal-article","created":{"date-parts":[[2013,2,11]],"date-time":"2013-02-11T19:02:31Z","timestamp":1360609351000},"page":"256-269","source":"Crossref","is-referenced-by-count":18,"title":["Reliability-Oriented Placement and Routing Algorithm for SRAM-Based FPGAs"],"prefix":"10.1109","volume":"22","author":[{"given":"Keheng","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Hu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowei","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320159"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382606"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585651"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.5009315"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397265"},{"key":"ref30","first-page":"58","article-title":"Cross-layer optimized placement and routing for FPGA soft error mitigation","author":"huang","year":"2011","journal-title":"Proc IEEE\/ACM Design Autom Test Eur Conf"},{"key":"ref37","first-page":"213","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"Proc Int Workshop Field-Program Logic Appl"},{"key":"ref36","year":"2000","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref35","author":"wang","year":"2006","journal-title":"Very Large Scale Integreation Systems Test Principles Architectures"},{"key":"ref34","first-page":"178","article-title":"A fast algorithm for critical path tracing in VLSI digital circuits","author":"wu","year":"2005","journal-title":"Proc IEEE Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360344"},{"key":"ref40","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1145\/1278480.1278496","article-title":"ipr: an integrated placement and routing algorithm","author":"min pan","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046212"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909795"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.61"},{"key":"ref14","first-page":"706","article-title":"Robust FPGA resynthesis based on fault-tolerant Boolean matching","author":"hu","year":"2008","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687422"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837391"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837401"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.856972"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.143"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"2742","DOI":"10.1109\/23.556861","article-title":"Single event upset at ground level","volume":"43","author":"normand","year":"1996","journal-title":"IEEE Trans Nucl Sci"},{"key":"ref28","author":"roth","year":"1980","journal-title":"Computer Logic Testing and Verification"},{"key":"ref3","first-page":"23","article-title":"Proton testing of SEU mitigation methods for the virtex FPGA","author":"carmichael","year":"1999","journal-title":"Proc Military Aerosp Appl Program Logic Devices"},{"key":"ref27","author":"mankiw","year":"2003","journal-title":"Principles of Economics"},{"key":"ref6","author":"carmichael","year":"2001","journal-title":"Triple module redundancy design techniques for virtex series FPGA"},{"key":"ref5","first-page":"61","article-title":"Scaling trends of cosmic rays induced soft errors in static latches beyond 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu$<\/tex><\/formula>","author":"karnik","year":"2001","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref29","first-page":"409","article-title":"Test pattern generation for multiple output digital circuit using cubical calculus and Boolean differences","volume":"1","author":"takhar","year":"1997","journal-title":"Proc IEEE Midwest Symp Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000852"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"552","DOI":"10.1109\/MDT.2004.85","article-title":"Designing fault tolerant techniques for SRAM-based FPGAs","volume":"21","author":"lima","year":"2004","journal-title":"IEEE Des Test Comput"},{"key":"ref2","author":"codinachs","year":"2007","journal-title":"Overview of FPGA activities in ESA"},{"key":"ref9","author":"carmichael","year":"2000","journal-title":"Correcting Single-Event Upsets Through Virtex Partial Configuration"},{"key":"ref1","first-page":"1","article-title":"NASA FPGA Needs and Activities","author":"label","year":"2004","journal-title":"Proc Military Aerospace Applicat Programm Logic Devices"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"330","DOI":"10.1145\/1278480.1278564","article-title":"single-event-upset (seu) awareness in fpga routing","author":"golshan","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2005.860745"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699279"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839516"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.82"},{"key":"ref26","first-page":"c6.1","article-title":"Consequences and categories of SRAM FPGA configuration SEUs","author":"graham","year":"2003","journal-title":"Proc Military Aerosp Appl Program Logic Devices"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910426"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6716075\/06459610.pdf?arnumber=6459610","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:42Z","timestamp":1642005102000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6459610\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":40,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2239318","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}