{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:29:17Z","timestamp":1772206157114,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/tvlsi.2013.2239671","type":"journal-article","created":{"date-parts":[[2014,1,24]],"date-time":"2014-01-24T20:15:03Z","timestamp":1390594503000},"page":"384-395","source":"Crossref","is-referenced-by-count":84,"title":["Failure Mitigation Techniques for 1T-1MTJ Spin-Transfer Torque MRAM Bit-cells"],"prefix":"10.1109","volume":"22","author":[{"given":"Xuanyao","family":"Fong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusung","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sri Harsha","family":"Choday","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629936"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977508"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169456"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.2837485"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796680"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2116024"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2210226"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1063\/1.2172578"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.2193434"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.07.001"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488324"},{"key":"ref28","first-page":"2","article-title":"A nondestructive self-reference sensing scheme for spin-transfer torque random access memory (STT-RAM)","author":"chen","year":"2010","journal-title":"Proc Design Automat Test Europe Conf Exhib"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmmm.2008.08.088"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234301"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1063\/1.1707228"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"1l","DOI":"10.1016\/0304-8853(96)00062-5","article-title":"Current-driven excitation of magnetic multilayers","volume":"159","author":"slonczewski","year":"1996","journal-title":"J Magn Mater"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1147\/rd.501.0005"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmmm.2006.04.016"},{"key":"ref8","first-page":"480","article-title":"2 Mb SPRAM (SPin-transfer torque RAM) with bit-by-bit bi-directional current write and parallelizing-direction current read","author":"kawahara","year":"2007","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.54.9353"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1257"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424368"},{"key":"ref1","first-page":"33","article-title":"Spin-transfer torque MRAM (STT-MRAM): Challenges and prospects","volume":"18","author":"huai","year":"2008","journal-title":"Bull APS"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2011.6035047"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424242"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703417"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/40\/5\/S10"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2004.836740"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2006.878860"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1063\/1.2422879"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6716075\/06473918.pdf?arnumber=6473918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:42Z","timestamp":1642005102000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6473918\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":30,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2239671","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}