{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,6]],"date-time":"2024-05-06T10:43:00Z","timestamp":1714992180173},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/tvlsi.2013.2240324","type":"journal-article","created":{"date-parts":[[2013,2,21]],"date-time":"2013-02-21T21:02:15Z","timestamp":1361480535000},"page":"242-255","source":"Crossref","is-referenced-by-count":24,"title":["Smart Reliable Network-on-Chip"],"prefix":"10.1109","volume":"22","author":[{"given":"Cedric","family":"Killian","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Camel","family":"Tanougast","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrice","family":"Monteiro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abbas","family":"Dandache","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1228511"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"93","DOI":"10.1109\/DSN.2006.35","article-title":"Exploring fault-tolerant network-on-chip architectures","author":"park","year":"2006","journal-title":"Proc Int Conf Depend Syst Netw"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2009.5272274"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090627"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2050914"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2007.31"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.33"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.44"},{"key":"ref19","first-page":"3716","article-title":"Online network-on-chip switch fault detection and diagnosis using functional switch faults","volume":"14","author":"karimi","year":"2008","journal-title":"J Universal Comput Sci"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS.1994.302473"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.97"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"729","DOI":"10.1109\/71.877831","article-title":"The odd-even turn model for adaptive routing","volume":"11","author":"chiu","year":"2000","journal-title":"IEEE Trans Parallel Distrib Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311208"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515715"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2008.08.004"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580155"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-61520-807-4"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000727"},{"key":"ref9","first-page":"82","article-title":"Dynamic reconfiguration of FPGAs","author":"lysaght","year":"1994","journal-title":"Proc Int Workshop Field Program Logic Appl More FPGAs"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.323"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"224","DOI":"10.1145\/1081081.1081138","article-title":"Fault tolerance overhead in network-on-chip flow control schemes","author":"pullini","year":"2005","journal-title":"Proc 18th Symp Integr Circuits Syst Design Conf"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260967"},{"key":"ref24","year":"2008","journal-title":"Early Access Partial Reconfiguration User Guide"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000994"},{"key":"ref26","first-page":"135","article-title":"Modeling and behavioral co-simulation C-VHDL of network on chip on FPGA for education","author":"killian","year":"2010","journal-title":"Proc Reconfig Commun Centric SoCs"},{"key":"ref25","year":"2011","journal-title":"Xilinx Power Tools Tutorial"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6716075\/06468169.pdf?arnumber=6468169","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,6]],"date-time":"2024-05-06T09:59:28Z","timestamp":1714989568000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6468169\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":27,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2240324","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}