{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,2]],"date-time":"2026-05-02T15:37:19Z","timestamp":1777736239424,"version":"3.51.4"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/tvlsi.2013.2240708","type":"journal-article","created":{"date-parts":[[2013,3,12]],"date-time":"2013-03-12T18:24:46Z","timestamp":1363112686000},"page":"300-312","source":"Crossref","is-referenced-by-count":103,"title":["Application Mapping Onto Mesh-Based Network-on-Chip Using Discrete Particle Swarm Optimization"],"prefix":"10.1109","volume":"22","author":[{"given":"Pradip Kumar","family":"Sahu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tapan","family":"Shah","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kanchan","family":"Manna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santanu","family":"Chattopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"266","DOI":"10.1145\/1278480.1278546","article-title":"quantum-like effects in network-on-chip buffers behavior","author":"bogdan","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2111270"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2012.05.012"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.820523"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2065990"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2107924"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2149870"},{"key":"ref36","first-page":"523","article-title":"A3MAP: Architecture-aware analytic mapping for network-on-chip","author":"jang","year":"2010","journal-title":"Proc Asia South Pacific Design Autom Conf"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2091686"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"ref10","first-page":"152","article-title":"Bandwidth-aware application mapping for NoC-based MPSoCs","volume":"7","author":"wang","year":"2011","journal-title":"J Comput Inf Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.21"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSP.2009.5201090"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.98"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSNT.2011.6182302"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1995.488968"},{"key":"ref16","first-page":"89","article-title":"convergence analysis of a dynamic discrete PSO algorithm","author":"guilan","year":"2008","journal-title":"Proc Int Conf Intell Netw Intell Syst"},{"key":"ref17","first-page":"271","article-title":"An analysis of sub-swarms in multi-swarm systems","author":"r\ufffdhler","year":"2011","journal-title":"Proc Joint Austral Conf Artif Intell"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2001576.2001585"},{"key":"ref19","first-page":"406","article-title":"An efficient algorithm for the physical mapping of clustered task graphs onto multiprocessor architectures","author":"koziris","year":"2000","journal-title":"Proc 8th Euromicro Workshop Parallel Distrib Process"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2010.10.001"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/INDCON.2010.5712700"},{"key":"ref3","year":"2010","journal-title":"Single-chip Cloud Computer"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2012.10.004"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"ref8","first-page":"91","article-title":"Genetic algorithm based mapping and routing approach for network on chip architectures","volume":"19","author":"fen","year":"2010","journal-title":"Chin J Electron"},{"key":"ref7","first-page":"27","article-title":"CGMAP: A new approach to network-on-chip mapping problem","volume":"6","author":"darbari","year":"2009","journal-title":"Inst Electr Inf Commun Eng Electron Exp"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","first-page":"1","article-title":"GBMAP: An evolutionary approach to mapping cores onto a mesh-based NoC architecture","volume":"7","author":"tavanpour","year":"2010","journal-title":"J Commun Comput"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCAD.2005.844106","article-title":"Energy- and performance-aware mapping for regular NoC architectures","volume":"24","author":"hu","year":"2005","journal-title":"IEEE Tras Comput -Aided Design Integr Circuits Syst"},{"key":"ref22","first-page":"317","article-title":"A new binomial mapping and optimization algorithm for reduced-complexity mesh-based on-chip network","author":"shen","year":"2007","journal-title":"Proc IEEE 1st Int Symp Netw -on-Chip"},{"key":"ref21","first-page":"387","article-title":"A technique for low energy mapping and routing in network-on-chip architecture","author":"srinivasan","year":"2005","journal-title":"Proc IEEE Int Symp Low Power Electron Design"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1587\/elex.6.1535"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1587\/elex.6.1"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1587\/elex.7.73"},{"key":"ref25","first-page":"101","article-title":"An energy-aware heuristic constructive mapping algorithm for network on chip","author":"chen","year":"2009","journal-title":"Proc Int Conf ASIC"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6716075\/06478841.pdf?arnumber=6478841","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:42Z","timestamp":1642005102000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6478841\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":39,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2240708","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}