{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,3,22]],"date-time":"2023-03-22T22:51:55Z","timestamp":1679525515116},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/tvlsi.2013.2241088","type":"journal-article","created":{"date-parts":[[2013,2,14]],"date-time":"2013-02-14T19:04:37Z","timestamp":1360868677000},"page":"396-407","source":"Crossref","is-referenced-by-count":8,"title":["Exploiting Early Tag Access for Reducing L1 Data Cache Energy in Embedded Processors"],"prefix":"10.1109","volume":"22","author":[{"given":"Jianwei","family":"Dai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Menglong","family":"Guan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","year":"2008","journal-title":"CACTI 5 3"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1260922"},{"key":"ref31","author":"hennessey","year":"2006","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542315"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.726584"},{"key":"ref12","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/40.476254"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2181879"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"},{"key":"ref16","first-page":"49","article-title":"Next cache line and set prediction","author":"calder","year":"1996","journal-title":"Proc Symp High-Perform Comput Arch"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953287"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476815"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"273","DOI":"10.1145\/313817.313948","article-title":"Way-predicting set-associative cache for high performance and low energy consumption","author":"inoue","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref28","author":"brock","year":"2006","journal-title":"Cache Latencies of the PowerPC MPC7451"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694769"},{"key":"ref27","first-page":"356","article-title":"Data cache design considerations for the <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm Itanium}^{2}$<\/tex><\/formula> processor","author":"delano","year":"2002","journal-title":"Proc Int Conf Comput Design"},{"key":"ref3","article-title":"Low power design techniques for microprocessors","author":"segars","year":"2001","journal-title":"Proc Int Solid-State Circuits Conf Tuts"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1145\/344166.344610","article-title":"a low power unified cache architecture providing power and performance flexibility","author":"malik","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref29","year":"2000","journal-title":"SPEC CPU2000"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1145\/277044.277226","article-title":"Power considerations in the design of the Alpha 21264 microprocessor","author":"gowan","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253745"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106794"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"ref1","year":"2001","journal-title":"Intel XScale Microarchitecture"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013272"},{"key":"ref20","first-page":"1","article-title":"Way memoization to reduce fetch energy in instruction caches","author":"ma","year":"2001","journal-title":"Proc Int Symp Comput Archit Workshop Complex Effect Design"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.45"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231871"},{"key":"ref23","first-page":"345","article-title":"Snug set-associative cache: Reducing leakage power while improving performance","author":"li","year":"2005","journal-title":"Proc Int Symp Low Power Electron Design"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271825"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6716075\/06461972.pdf?arnumber=6461972","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:42Z","timestamp":1642005102000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6461972\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":33,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2241088","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}