{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T09:31:41Z","timestamp":1672997501697},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/tvlsi.2013.2242100","type":"journal-article","created":{"date-parts":[[2013,2,8]],"date-time":"2013-02-08T19:01:25Z","timestamp":1360350085000},"page":"207-219","source":"Crossref","is-referenced-by-count":5,"title":["Application-Independent Testing of 3-D Field Programmable Gate Array Interconnect Faults"],"prefix":"10.1109","volume":"22","author":[{"given":"Yen-Lin","family":"Peng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ding-Ming","family":"Kwai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yung-Fa","family":"Chou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Wen","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"2007","journal-title":"Virtex-5 Data Sheet"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.48"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822112"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.75006"},{"key":"ref31","year":"2002","journal-title":"Standard for In-System Configuration of Programmable Devices Piscataway"},{"key":"ref30","year":"1990","journal-title":"Standard Test Access Port and Boundary-Scan Architecture"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1007\/BF01386390"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/12.144621"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223950"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007462"},{"key":"ref12","year":"0","journal-title":"International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228545"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387001"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1999.745159"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966717"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126603000714"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/54.655182"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/92.920830"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580062"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/54.655178"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2002.1030195"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000456"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"key":"ref29","year":"1997","journal-title":"Field Programmable Gate Arrays"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907844"},{"key":"ref8","first-page":"55","article-title":"3-D nonFAR: 3-D non-volatile FPGA architecture using phase change memory","author":"chen","year":"2010","journal-title":"Proc ACM Int Symp Low Power Electronics and Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1995.580726"},{"key":"ref2","year":"2011","journal-title":"Stratix-5 Handbook"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref1","year":"2011","journal-title":"7 Series FPGAs Overview"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/92.678888"},{"key":"ref22","first-page":"29","article-title":"System-level built-in self-test of global routing resources in Virtex-4 FPGAs","author":"yao","year":"2009","journal-title":"Proc Southeastern Symp Syst Theory"},{"key":"ref21","first-page":"134","article-title":"Automatic configuration generation for FPGA interconnect testing","author":"tahoori","year":"2003","journal-title":"Proc VLSI Test Symp"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"201","DOI":"10.1109\/VTS.2005.5","article-title":"A BIST scheme for FPGA interconnect delay faults","author":"wang","year":"2005","journal-title":"Proc VLSI Test Symp"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"478","DOI":"10.1109\/DFTVS.2004.1347873","article-title":"An application-independent delay testing methodology for island-style FPGA","author":"peng","year":"2004","journal-title":"Proc Int Symp Defect Fault Tolerance VLSI Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2003.1214378"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041811"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6716075\/06459051.pdf?arnumber=6459051","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:43Z","timestamp":1642005103000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6459051\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":39,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2242100","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}