{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,10]],"date-time":"2025-04-10T05:11:27Z","timestamp":1744261887535},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/tvlsi.2013.2243177","type":"journal-article","created":{"date-parts":[[2013,2,12]],"date-time":"2013-02-12T19:02:08Z","timestamp":1360695728000},"page":"408-419","source":"Crossref","is-referenced-by-count":11,"title":["Eliminating Synchronization Latency Using Sequenced Latching"],"prefix":"10.1109","volume":"22","author":[{"given":"Ghaith","family":"Tarawneh","sequence":"first","affiliation":[]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[]},{"given":"Terrence","family":"Mak","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","year":"2012","journal-title":"Nangate 45nm open cell library"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30205-6_30"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"ref10","first-page":"38","article-title":"Implementing a stari chip","author":"greenstreet","year":"1995","journal-title":"Proc IEEE Int Conf Comput Design VLSI Comput Process"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199168"},{"key":"ref12","first-page":"271","article-title":"Rational clocking [digital systems design]","author":"sarmenta","year":"1995","journal-title":"Proc IEEE Int Conf Comput Design VLSI Comput Process"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.20"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000296"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.805755"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884148"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/78.960433"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/32.815328"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.833200"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1991.176850"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.982426"},{"key":"ref27","author":"chao","year":"1993","journal-title":"Scheduling and behavioral transformations for parallel systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.113"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2011.19"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"826","DOI":"10.1145\/74382.74384","article-title":"loop optimization in register-transfer scheduling for dsp-systems","author":"goossens","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.12"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.11"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2010.21"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994941"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223730"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2004.26"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/12.73588"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.3169"},{"key":"ref24","first-page":"308","article-title":"Optimal loop parallelization","author":"aiken","year":"1988","journal-title":"Proc ACM SIGPLAN Conf Program Lang Design Implement"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/62185.62191"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/71.640018"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"262","DOI":"10.1109\/MICRO.1996.566467","article-title":"Software pipelining loops with conditional branches","author":"stoodley","year":"1996","journal-title":"Proc Annu IEEE\/ACM Int Symp Microarch"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/92\/6716075\/06461134.pdf?arnumber=6461134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:43Z","timestamp":1642005103000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6461134\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":32,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2243177","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}