{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T16:47:25Z","timestamp":1754153245874,"version":"3.41.2"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/tvlsi.2013.2243849","type":"journal-article","created":{"date-parts":[[2013,5,3]],"date-time":"2013-05-03T15:22:12Z","timestamp":1367594532000},"page":"438-443","source":"Crossref","is-referenced-by-count":1,"title":["Predictive Application of PIDF and PPC for Interconnects' Crosstalk, TSV, and LER Issues in UDSM ICs and Nano-Systems"],"prefix":"10.1109","volume":"22","author":[{"given":"Ahmad","family":"Atghiaee","sequence":"first","affiliation":[{"name":"Advanced VLSI Laboratory, School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nasser","family":"Masoumi","sequence":"additional","affiliation":[{"name":"Department of Electronics, School of ECE, College of Engineering, University of Tehran, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Payman","family":"Zarkesh-Ha","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of New Mexico, Albuquerque, NM, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milad","family":"Mehri","sequence":"additional","affiliation":[{"name":"Advanced VLSI Laboratory, School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ICVD.2005.40"},{"key":"ref11","first-page":"102","article-title":"A crosstalk aware interconnect with variable cycle transmission","author":"vijaykrishnan","year":"2004","journal-title":"Proc Design Autom Test Eur Conf"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/INEC.2010.5425183"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/TCAD.2009.2026354"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TVLSI.2009.2014772"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/1572471.1572486"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/SPI.2010.5483592"},{"year":"2003","author":"joyner","journal-title":"Opportunities and limitations of 3-D integration for interconnect design","key":"ref17"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/333032.333039"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1145\/1811100.1811108"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TIM.2009.2022360"},{"key":"ref3","first-page":"1257","article-title":"Interconnect-induced effects on high-speed submicron ADC and clocking scheme","volume":"80","author":"atghiaee","year":"2007","journal-title":"Sensors Transducers J"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/368640.368826"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/92.902258"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/SPI.2008.4558403"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICCAD.2004.1382698"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/JPROC.2009.2032356"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TVLSI.2004.825833"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/LED.2010.2046712"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/TVLSI.2010.2053946"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6716075\/06513287.pdf?arnumber=6513287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:22Z","timestamp":1753207762000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6513287\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":20,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2243849","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}