{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,8]],"date-time":"2024-07-08T21:20:25Z","timestamp":1720473625667},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2014,2,1]],"date-time":"2014-02-01T00:00:00Z","timestamp":1391212800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,2]]},"DOI":"10.1109\/tvlsi.2013.2243926","type":"journal-article","created":{"date-parts":[[2014,1,24]],"date-time":"2014-01-24T20:15:03Z","timestamp":1390594503000},"page":"220-231","source":"Crossref","is-referenced-by-count":2,"title":["Multivoltage Aware Resistive Open Fault Model"],"prefix":"10.1109","volume":"22","author":[{"given":"Mohamed Tagelsir","family":"Mohammadat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Noohul Basheer Zain","family":"Ali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fawnizu Azmadi","family":"Hussin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Zwolinski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","author":"yang","year":"2004","journal-title":"UCSB statistical timing simulator?DSIM"},{"key":"ref32","author":"lee","year":"1993","journal-title":"Atalanta An efficient ATPG for combinational circuits"},{"key":"ref31","author":"integration","year":"2007","journal-title":"Predictive Technology Model"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref10","first-page":"15","article-title":"Dynamic voltage scaling aware delay fault testing","author":"ali","year":"2006","journal-title":"Proc 11th IEEE Eur Test Symp"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923247"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013540"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2011.6111742"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1002\/0470033371"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NatPC.2011.6136430"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2007.01.081"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011167"},{"key":"ref18","first-page":"379","article-title":"A circuit level fault model for resistive opens and bridges","author":"li","year":"2003","journal-title":"Proc VLSI Test Symp"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.47"},{"key":"ref28","first-page":"695","article-title":"A neutral netlist of 10 combinational benchmark circuits","author":"brglez","year":"1985","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref4","first-page":"47","article-title":"A delay test to differentiate resistive interconnect faults from weak transistor defects","author":"yan","year":"2005","journal-title":"Proc 18th Int Conf VLSI Design"},{"key":"ref27","first-page":"721","article-title":"Combined dynamic voltage scaling and adaptive body biasing for low power microprocessor under dynamic workloads","author":"martin","year":"2002","journal-title":"Proc IEEE\/ACM Int Conf Comput Aided Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386955"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.62"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886415"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966731"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243804"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033788"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805769"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2006.25"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.25"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2012.6233021"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5196016"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2008.11.001"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.19"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2002.1188704"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364472"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6716075\/06472103.pdf?arnumber=6472103","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:42Z","timestamp":1642005102000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6472103\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,2]]},"references-count":33,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2243926","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,2]]}}}