{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T16:47:26Z","timestamp":1754153246347,"version":"3.41.2"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/tvlsi.2013.2246201","type":"journal-article","created":{"date-parts":[[2013,4,1]],"date-time":"2013-04-01T14:01:48Z","timestamp":1364824908000},"page":"575-584","source":"Crossref","is-referenced-by-count":9,"title":["28 nm 50% Power-Reducing Contacted Mask Read Only Memory Macro With 0.72-ns Read Access Time Using 2T Pair Bitcell and Dynamic Column Source Bias Control Technique"],"prefix":"10.1109","volume":"22","author":[{"given":"Yukiko","family":"Umemoto","sequence":"first","affiliation":[{"name":"Renesas Electronics Corporation, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koji","family":"Nii","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiro","family":"Ishikawa","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Makoto","family":"Yabuuchi","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuyoshi","family":"Okamoto","sequence":"additional","affiliation":[{"name":"Mitsubishi Electric Corporation, Itami, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yasumasa","family":"Tsukamoto","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinji","family":"Tanaka","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koji","family":"Tanaka","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tetsuya","family":"Matsumura","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazutaka","family":"Mori","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazumasa","family":"Yanagisawa","sequence":"additional","affiliation":[{"name":"Renesas Electronics Corporation, Tokyo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2004.1362403"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862343"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2060279"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.328638"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.842903"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672110"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2011.6055317"},{"key":"ref8","first-page":"48","article-title":"A 55 <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm mm}^{2}$<\/tex><\/formula> 256 Mb NROM flash memory with embedded microcontroller using an NROM-Based program file ROM","author":"sofer","year":"2004","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837967"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.874303"},{"key":"ref9","first-page":"114","article-title":"Design of 90 nm 1 Gb ORNANDTM flash memory with mirror bit TM technology","author":"kuo","year":"2006","journal-title":"IEEE VLSI Circuits Dig Tech Papers"},{"key":"ref1","first-page":"260","article-title":"A 65 nm Single-Chip Application and Dual-Mode Baseband Processor with Partial Clock Activation and IP-MMU","author":"naruse","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6746074\/06491497.pdf?arnumber=6491497","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:24Z","timestamp":1753207764000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6491497\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":12,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2246201","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,3]]}}}