{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:52:41Z","timestamp":1761663161691,"version":"3.41.2"},"reference-count":40,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/tvlsi.2013.2246592","type":"journal-article","created":{"date-parts":[[2013,3,29]],"date-time":"2013-03-29T14:01:24Z","timestamp":1364565684000},"page":"593-606","source":"Crossref","is-referenced-by-count":21,"title":["Segmented Architecture for Successive Approximation Analog-to-Digital Converters"],"prefix":"10.1109","volume":"22","author":[{"given":"Mehdi","family":"Saberi","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Ferdowsi University of Mashhad, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reza","family":"Lotfi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Ferdowsi University of Mashhad, Iran"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2011.2145418"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051862"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117956"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829923"},{"key":"ref31","first-page":"460","article-title":"A 1-V, 10-bit rail-to-rail successive approximation analog-to-digital converter in standard 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS technology","author":"fayomi","year":"2001","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.806257"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2107214"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884231"},{"key":"ref35","first-page":"176","article-title":"A 1.2 V 10 b 20 MSample\/s non-binary successive approximation ADC in 0.13 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex> <\/formula> CMOS","author":"kuttner","year":"2002","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2004.1356666"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"502","DOI":"10.1109\/TCSII.2010.2048387","article-title":"A 9-bit 80 MS\/s successive approximation register analog-to-digital converter with a capacitor reduction technique","volume":"57","author":"cho","year":"2010","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.889372"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.880021"},{"key":"ref12","first-page":"246","article-title":"A 9.4-ENOB 1 V 3.8 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/formula> l00 kS\/s SAR ADC with time-domain comparator","author":"agnes","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892169"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464555"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479747"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.2392"},{"key":"ref17","first-page":"507","article-title":"A 1-V 60-<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm W}$<\/tex><\/formula> 16-channel interface chip for implantable neural recording","author":"liew","year":"2009","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/82.974780"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1049\/el:19990853"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050629"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.839925"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905237"},{"key":"ref27","first-page":"224","article-title":"A 10-bit 8.3 MS\/s switch-current successive approximation ADC for column-parallel imagers","author":"yang","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.897157"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.705353"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813296"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.813217"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.906210"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2010.2041350"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014707"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2102590"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2008.4760721"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2043893"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2009.5326008"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.0706"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2042254"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1981.1051564"},{"key":"ref25","first-page":"236","article-title":"Capacitor array structure and switch control for energy-efficient SAR analog-to-digital converters","author":"lee","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6746074\/06490419.pdf?arnumber=6490419","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:26Z","timestamp":1753207766000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6490419\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":40,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2246592","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,3]]}}}