{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,25]],"date-time":"2026-07-25T16:12:14Z","timestamp":1784995934295,"version":"3.55.0"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/tvlsi.2013.2248070","type":"journal-article","created":{"date-parts":[[2013,9,6]],"date-time":"2013-09-06T18:02:55Z","timestamp":1378490575000},"page":"621-630","source":"Crossref","is-referenced-by-count":40,"title":["Parameterized All-Digital PLL Architecture and its Compiler to Support Easy Process Migration"],"prefix":"10.1109","volume":"22","author":[{"given":"Chao-Wen","family":"Tzeng","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shi-Yu","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pei-Ying","family":"Chao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.807398"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.508209"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2011.5783612"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.846307"},{"key":"ref11","first-page":"482","article-title":"A 1 GHz ADPLL with a 1.25 ps minimum-resolution sub-exponent TDC in 0.18 <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> CMOS","author":"lee","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.826333"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.903782"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2006.258161"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977477"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2030410"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"525","DOI":"10.1109\/TCSII.2009.2020948","article-title":"A leakage-compensated PLL in 65-nm CMOS technology","volume":"56","author":"hung","year":"2009","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6746074\/06589967.pdf?arnumber=6589967","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:43Z","timestamp":1642005103000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6589967\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":11,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2248070","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,3]]}}}