{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T05:28:12Z","timestamp":1745386092581},"reference-count":16,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/tvlsi.2013.2248765","type":"journal-article","created":{"date-parts":[[2013,3,29]],"date-time":"2013-03-29T18:01:24Z","timestamp":1364580084000},"page":"484-496","source":"Crossref","is-referenced-by-count":3,"title":["On Deadlock Problem of On-Chip Buses Supporting Out-of-Order Transactions"],"prefix":"10.1109","volume":"22","author":[{"given":"Chin-Yao","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuen-Jong","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878210"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000727"},{"key":"ref12","first-page":"560","article-title":"Design of AXI bus based MPSoC on FPGA","author":"xiao","year":"2009","journal-title":"Proc 3rd Int Conf Anti-Counterfeit Security Identificat Commun"},{"key":"ref13","first-page":"25","article-title":"On-Chip Interconnection Design and SoC Integration with OCP","author":"wang","year":"2008","journal-title":"Proc IEEE Int Symp VLSI Design Autom Test"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0097"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253825"},{"key":"ref16","year":"2010","journal-title":"Synopsys Design Compiler"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346206"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2011.6081402"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2009.38"},{"key":"ref5","first-page":"203","article-title":"A priority-expression-based burst scheduling of memory reordering access","author":"pang","year":"2008","journal-title":"Proc Int Conf Embedded Comput Syst Archit Model Simul"},{"key":"ref8","year":"2001","journal-title":"Method and apparatus for detecting a bus deadlock in an electronic system"},{"key":"ref7","author":"silberschatz","year":"1993","journal-title":"Operating System Concepts"},{"key":"ref2","year":"2006","journal-title":"Open Core Protocol Specification"},{"key":"ref9","year":"2010","journal-title":"Technical Reference Manual of PrimeCell AXI Configurable Interconnect (PL300)"},{"key":"ref1","year":"1997","journal-title":"Advanced Microcontroller Bus Architecture Specification"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6746074\/06490417.pdf?arnumber=6490417","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:43Z","timestamp":1642005103000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6490417\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":16,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2248765","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,3]]}}}