{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T15:04:03Z","timestamp":1780758243958,"version":"3.54.1"},"reference-count":42,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/tvlsi.2013.2250319","type":"journal-article","created":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T07:55:40Z","timestamp":1367394940000},"page":"562-574","source":"Crossref","is-referenced-by-count":39,"title":["Large-Scale Memristive Associative Memories"],"prefix":"10.1109","volume":"22","author":[{"given":"Eero","family":"Lehtonen","sequence":"first","affiliation":[{"name":"BID Technology, University of Turku, Turku, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jussi H.","family":"Poikonen","sequence":"additional","affiliation":[{"name":"Department of Communications and Networking, Aalto University, Espoo, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mika","family":"Laiho","sequence":"additional","affiliation":[{"name":"BID Technology, University of Turku, Turku, Finland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pentti","family":"Kanerva","sequence":"additional","affiliation":[{"name":"Redwood Center for Theoretical Neuroscience, University of California, Berkeley, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2190191"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2010.05.001"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049867"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2003.1223373"},{"key":"ref30","first-page":"50","author":"kanerva","year":"1993","journal-title":"Associative Neural Memories Theory and Implementation"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1063\/1.3294625"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref35","author":"t\ufffdrel","year":"2007","journal-title":"Devices and circuits for nanoelectronic implementation of artificial neural networks"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2011.6144623"},{"key":"ref10","first-page":"447","author":"likharev","year":"2005","journal-title":"Introducing Molecular Electronics"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/4.982428"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/36\/365202"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2011.6107782"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s12559-009-9009-8"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2011.48"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938048"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"key":"ref17","first-page":"260","article-title":"A 13 <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\mu{\\rm m}$<\/tex><\/formula> 64 mb multi-layered conductive metal-oxide memory","author":"chevallier","year":"2010","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref18","first-page":"46","article-title":"A 20 nm 1.8 V 8 Gb PRAM with 40 MB\/s program bandwidth","author":"choi","year":"2012","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-96384-1","author":"kohonen","year":"1977","journal-title":"Associative Memory"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/BF00332910"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3070"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"560","DOI":"10.1038\/381560a0","article-title":"An efficient code in V1?","volume":"381","author":"baddeley","year":"1996","journal-title":"Nature"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1021\/nl073225h"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537135"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2009.08-07-588"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2008.160"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-011-6264-9"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"496","DOI":"10.1021\/nl803669s","article-title":"Programmable resistance switching in nanoscale two-terminal devices","volume":"9","author":"jo","year":"2009","journal-title":"Nano Lett"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0906949106"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref20","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-96552-4","author":"kohonen","year":"1980","journal-title":"Content-Addressable Memories"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.79.8.2554"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/0098-1354(92)80051-A"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271855"},{"key":"ref24","author":"kanerva","year":"1988","journal-title":"Sparse Distributed Memory"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837966"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1207\/s15516709cog1203_1"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1038\/381607a0"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/222960a0"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6746074\/06510498.pdf?arnumber=6510498","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:25Z","timestamp":1753207765000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6510498\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":42,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2250319","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,3]]}}}