{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T15:06:05Z","timestamp":1758121565102},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/tvlsi.2013.2250320","type":"journal-article","created":{"date-parts":[[2013,3,27]],"date-time":"2013-03-27T18:05:01Z","timestamp":1364407501000},"page":"667-674","source":"Crossref","is-referenced-by-count":17,"title":["Testing of TSV-Induced Small Delay Faults for 3-D Integrated Circuits"],"prefix":"10.1109","volume":"22","author":[{"given":"Chun-Yi","family":"Kuo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chi-Jih","family":"Shih","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Chang","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James Chien-Mo","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2009.5074079"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESIME.2008.4525106"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654245"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837476"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024767"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/0956-7151(91)90157-V"},{"key":"ref16","first-page":"225","article-title":"In-plane mobility anisotropy and universality under uni-axial strains in nand and p-MOS inversion layers on (100), <formula formulatype=\"inline\"> <tex Notation=\"TeX\">$[110]$<\/tex><\/formula>, and (111) Si","author":"irie","year":"2004","journal-title":"Int Electron Dev Meeting Tech Dig"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRev.94.42"},{"key":"ref18","first-page":"1","article-title":"On generating high quality tests for transition faults","author":"shao","year":"2002","journal-title":"Proc 11th Asian Test Symp"},{"key":"ref19","first-page":"1","article-title":"A framework of high-quality transition fault ATPG for scan circuits","author":"kajihara","year":"2006","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.42"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5261-4"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306569"},{"key":"ref5","first-page":"1","article-title":"Pre-bond probing of TSVs in 3D stacked ICs","author":"noia","year":"2011","journal-title":"Proc Int Test Conf"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2009.2021661"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/0960-1317\/18\/7\/075018"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703278"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2007462"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.28"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2034508"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469619"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469556"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2010.2101892"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261012"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2074070"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6746074\/06488884.pdf?arnumber=6488884","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:43Z","timestamp":1642005103000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6488884\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":26,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2250320","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,3]]}}}