{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,6]],"date-time":"2023-10-06T21:09:39Z","timestamp":1696626579305},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/tvlsi.2013.2251021","type":"journal-article","created":{"date-parts":[[2013,3,27]],"date-time":"2013-03-27T18:05:01Z","timestamp":1364407501000},"page":"463-474","source":"Crossref","is-referenced-by-count":11,"title":["High-Throughput Multistandard Transform Core Supporting MPEG\/H.264\/VC-1 Using Common Sharing Distributed Arithmetic"],"prefix":"10.1109","volume":"22","author":[{"given":"Yuan-Ho","family":"Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jyun-Neng","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsin-Yuan","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Wen","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"1904","article-title":"A performance-aware IP core design for multi-mode transform coding using scalable-DA algorithm","author":"chen","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2010.2041099"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2003.815168"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"1058","DOI":"10.1109\/TVLSI.2008.2000676","article-title":"Cost-effective triple-mode reconfigurable pipeline FFT\/IFFT\/2-D DCT processor","volume":"16","author":"lin","year":"2008","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893672"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898780"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2006.872782"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MMUL.2007.86"},{"key":"ref35","doi-asserted-by":"crossref","DOI":"10.1002\/0470869615","author":"richardson","year":"2003","journal-title":"H 264 and MPEG-4 Video Compression Video Coding for Next-Generation Multimedia"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2007.905532"},{"key":"ref10","first-page":"102","article-title":"Circuit implementation for transform and quantization operations of H.264\/MPEG-4\/VC-1 video decoder","author":"lee","year":"2007","journal-title":"Proc Int Conf Design Technol Integr Syst Nanosc"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el:20083168"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"551","DOI":"10.1109\/TCSII.2010.2048477","article-title":"A low-cost very large scale integration architecture for multistandard inverse transform","volume":"57","author":"qi","year":"2010","journal-title":"IEEE Trans Circuits Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/76.836290"},{"key":"ref14","first-page":"141","article-title":"A power-aware IP core design for the variable-length DCT\/IDCT targeting at MPEG4 shape-adaptive transforms","volume":"2","author":"chen","year":"2004","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2008.4746304"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"788","DOI":"10.1109\/TCSII.2009.2030366","article-title":"Fast algorithm and low-cost hardware-sharing design of multiple integer transforms for VC-1","volume":"56","author":"fan","year":"2009","journal-title":"IEEE Trans Circuits Syst"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"584","DOI":"10.1109\/TCSVT.2009.2014010","article-title":"Efficient fast 1-D 8<formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\,\\times\\,$<\/tex><\/formula>8 inverse integer transform for VC-1 application","volume":"19","author":"fan","year":"2009","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895615"},{"key":"ref19","first-page":"766","article-title":"Optimization of FIR filters in subexpression space with constrained adder depth","author":"yu","year":"2009","journal-title":"Proc IEEE 6th Int Symp Image Signal Process Anal"},{"key":"ref28","author":"hoang","year":"2001","journal-title":"Efficient Algorithms for MPEG Video Compression"},{"key":"ref4","first-page":"189","article-title":"A 250 MHz optimized distributed architecture of 2D 8<formula formulatype=\"inline\"> <tex Notation=\"TeX\">$\\,\\times\\,$<\/tex><\/formula>8 DCT","author":"peng","year":"2007","journal-title":"Proc 7th Int Conf ASIC"},{"key":"ref27","author":"bovik","year":"2009","journal-title":"The Essential Guide to Video Processing"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2005.862755"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2037968"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/76.911157"},{"key":"ref5","first-page":"21","article-title":"A high-speed 2-D transform architecture with unique kernel for multi-standard video applications","author":"huang","year":"2008","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2010.5606340"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2110620"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.954513"},{"key":"ref9","first-page":"369","article-title":"Design of area-efficient unified transform circuit for multi-standard video decoder","author":"chang","year":"2009","journal-title":"Proc IEEE Int SoC Design Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.126536"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.900354"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378781"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916616"},{"key":"ref24","first-page":"257","article-title":"SmartCell: A power-efficient reconfigurable architecture for data streaming applications","author":"liang","year":"2008","journal-title":"Proc IEEE Workshop Signal Process Syst"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2009.37"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2004.827491"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2009.33"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6746074\/06488881.pdf?arnumber=6488881","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:43Z","timestamp":1642005103000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6488881\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":39,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2251021","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,3]]}}}