{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:51:57Z","timestamp":1759146717554,"version":"3.41.2"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,3,1]],"date-time":"2014-03-01T00:00:00Z","timestamp":1393632000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/tvlsi.2013.2251430","type":"journal-article","created":{"date-parts":[[2013,3,28]],"date-time":"2013-03-28T14:02:14Z","timestamp":1364479334000},"page":"631-640","source":"Crossref","is-referenced-by-count":3,"title":["Mapping Loop Structures Onto Parametrized Hardware Pipelines"],"prefix":"10.1109","volume":"22","author":[{"given":"Adrien","family":"Le Masle","sequence":"first","affiliation":[{"name":"Department of Computing, Imperial College London, London, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[{"name":"Department of Computing, Imperial College London, London, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Compilation and pipeline synthesis for reconfigurable architectures","author":"weinhardt","year":"1997","journal-title":"Proc 11th Reconfigurable Architectures Workshop"},{"key":"ref11","first-page":"268","article-title":"Mapping loops onto reconfigurable architectures","author":"bondalapati","year":"1998","journal-title":"Proc 8th Int Workshop Field Program Logic Appl"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/FPT.2004.1393276"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/611843.611845"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.2307\/2007970"},{"year":"2009","journal-title":"Digital signature standard","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/SAMOS.2011.6045453"},{"key":"ref17","first-page":"345","author":"parhami","year":"2000","journal-title":"Computer Arithmetic Algorithms and Hardware Designs"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ASAP.2010.5540815"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/4.68123"},{"key":"ref4","first-page":"525","article-title":"High-level area and performance estimation of hardware building blocks on FPGAs","author":"enzler","year":"2000","journal-title":"Proc 10th Int Workshop Field Program Logic Appl Roadmap Reconfig Comput"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/TVLSI.2007.912115"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/1124713.1124721"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/FPL.2008.4629908"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/FCCM.2010.17"},{"key":"ref7","first-page":"424","article-title":"A system level resource estimation tool for FPGAs","author":"shi","year":"2004","journal-title":"Proc Int Conf Field Program Logic Appl"},{"key":"ref2","first-page":"68","article-title":"Parametric encryption hardware design","author":"le masle","year":"2010","journal-title":"Proc Reconfig Comput Archit Tools Appl"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1007\/978-3-642-00641-8_5"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/543552.512550"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6746074\/06490076.pdf?arnumber=6490076","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:25Z","timestamp":1753207765000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6490076\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":19,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2251430","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,3]]}}}