{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:04:46Z","timestamp":1761581086648,"version":"3.41.2"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tvlsi.2013.2252211","type":"journal-article","created":{"date-parts":[[2013,4,4]],"date-time":"2013-04-04T15:17:22Z","timestamp":1365088642000},"page":"721-733","source":"Crossref","is-referenced-by-count":10,"title":["Pulsed-Latch Utilization for Clock-Tree Power Optimization"],"prefix":"10.1109","volume":"22","author":[{"given":"Hong-Ting","family":"Lin","sequence":"first","affiliation":[{"name":"Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi-Lin","family":"Chuang","sequence":"additional","affiliation":[{"name":"TSMC, Ltd., Hsinchu, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zong-Han","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsung-Yi","family":"Ho","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan, Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722182"},{"journal-title":"System and Method of Replacing Flip-flops with Pulsed Latches in Circuit Designs","year":"2010","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1996.488543"},{"journal-title":"EE Times","year":"2006","author":"shibatani","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993601"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105397"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"1019","DOI":"10.1109\/TCAD.2012.2185235","article-title":"Clock gating synthesis of pulsed-latch circuits","author":"paik","year":"2012","journal-title":"IEEE Trans Comput -Aided Design Integrated Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/10515.10549"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"612","DOI":"10.1145\/157485.165066","article-title":"a clustering-based optimization algorithm in zero-skew routings","author":"edahiro","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref19","first-page":"117","article-title":"Efficient algorithms for the maximum flow problem","volume":"7","author":"cherkasssky","year":"1977","journal-title":"Math Methods Solut Econ Probl"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"715","DOI":"10.1109\/43.924825","article-title":"Gated clock routing for low-power microprocessor design","volume":"20","author":"oh","year":"2001","journal-title":"IEEE Trans Comput Aided Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.924824"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366140"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043334"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1145\/1231996.1232037","article-title":"An efficient clustering algorithm for low power clock tree synthesis","author":"shelar","year":"2007","journal-title":"Proc Int Symp Phys Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810370"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/81.841927"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837346"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224083"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2209291.2209307"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2041845"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682949"},{"journal-title":"ISPD'10 CNS Contest","year":"2009","key":"ref23"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6774899\/06494329.pdf?arnumber=6494329","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:30Z","timestamp":1753207770000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6494329\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":23,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2252211","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}