{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T07:31:33Z","timestamp":1706772693024},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tvlsi.2013.2252473","type":"journal-article","created":{"date-parts":[[2013,8,2]],"date-time":"2013-08-02T18:01:01Z","timestamp":1375466461000},"page":"701-711","source":"Crossref","is-referenced-by-count":12,"title":["Survey and Analysis of Delay-Locked Loops Used in DRAM Interfaces"],"prefix":"10.1109","volume":"22","author":[{"given":"Hyun-Woo","family":"Lee","sequence":"first","affiliation":[]},{"given":"Chulwoo","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","year":"0"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2008.4708773"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/4.753691"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1998.672415"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1998.688006"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1999.759327"},{"key":"ref37","first-page":"323","article-title":"A low power digital DLL with wide locking range for 3 Gbps 512 Mb GDDR3 SDRAM","author":"yun","year":"2006","journal-title":"Proc Asian Solid-State Circuits Conf"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838021"},{"key":"ref35","first-page":"106","article-title":"The implementation of the 65 nm dual-core 64b Merom processor","author":"sakran","year":"2007","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1999.797268"},{"key":"ref10","first-page":"547","article-title":"A 2.5 Gb\/s\/pin 256 Mb GDDR3 SDRAM with series pipelined CAS latency control and dual-loop digital DLL","author":"lee","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref40","year":"0"},{"key":"ref11","first-page":"520","article-title":"A 3 Gb\/s 8b single-ended transceiver for 4-drop DRAM interface with digital calibration of equalization skew and offset coefficients","author":"bae","year":"2005","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.835809"},{"key":"ref13","first-page":"213","article-title":"A 1.4 Gb\/s DLL using 2nd order charge-pump scheme with low phase\/duty error for high-speed DRAM application","author":"kim","year":"2004","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.820851"},{"key":"ref15","first-page":"285","article-title":"A low jitter, fast recoverable, fully analog DLL using tracking ADC for high speed and low stand-by power DDR I\/O interface","author":"kim","year":"2003","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810030"},{"key":"ref17","first-page":"287","article-title":"Built-in duty cycle corrector using coded phase blending scheme for DDR\/DDR2 synchronous DRAM application","author":"kim","year":"2003","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref18","first-page":"283","article-title":"A low cost high performance register-controlled digital DLL for <formula formulatype=\"inline\"><tex Notation=\"TeX\">$1~{\\rm Gbps}\\times 32$<\/tex><\/formula> DDR SDRAM","author":"kwak","year":"2003","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.1004577"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.641693"},{"key":"ref4","first-page":"140","article-title":"A 1.6 V 3.3 Gb\/s GDDR3 DRAM with dual-mode phase- and delay-locked loop using power-noise management with unregulated power supply in 54 nm CMOS","author":"lee","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1994.344632"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2191027"},{"key":"ref6","first-page":"282","article-title":"A 0.1-to-1.5 GHz 4.2 mW all-digital DLL with dual duty-cycle correction circuit and update gear circuit for DRAM in 66 nm CMOS Technology","author":"yun","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1997.623830"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2016993"},{"key":"ref8","first-page":"182","article-title":"A 1.5 V 1.6 Gb\/s\/pin, 1 Gb DDR3 SDRAM with an address queuing scheme and bang-bang jitter reduced DLL scheme","author":"kim","year":"2007","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916623"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2053395"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"2369","DOI":"10.1109\/JSSC.2007.906191","article-title":"A 1.5-V 3.2 Gb\/s\/pin Graphic DDR4 SDRAM With dual-clock system, four-phase input strobing, and low-jitter fully analog DLL","volume":"42","author":"kim","year":"2007","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164710"},{"key":"ref20","first-page":"37","article-title":"A 66?400 MHz, adaptive-lock-mode DLL circuit with duty-cycle error correction [for SDRAMs]","author":"okuda","year":"2001","journal-title":"IEEE Symp VLSI Circuits Dig Tech Papers"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/4.881215"},{"key":"ref21","first-page":"68","article-title":"Digitally-controlled DLL and I\/O circuits for 500 Mb\/s\/pin <formula formulatype=\"inline\"><tex Notation=\"TeX\">$\\times 16$<\/tex><\/formula> DDR SDRAM","author":"lee","year":"2001","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.871319"},{"key":"ref41","year":"0"},{"key":"ref23","first-page":"352","article-title":"A 330 MHz low-jitter and fast-locking direct skew compensation DLL","author":"lee","year":"2000","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1997.619388"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852857"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6774899\/06574235.pdf?arnumber=6574235","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:44Z","timestamp":1642005104000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6574235\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":41,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2252473","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}