{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T16:47:28Z","timestamp":1754153248116,"version":"3.41.2"},"reference-count":33,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tvlsi.2013.2253499","type":"journal-article","created":{"date-parts":[[2013,4,18]],"date-time":"2013-04-18T14:07:26Z","timestamp":1366294046000},"page":"779-791","source":"Crossref","is-referenced-by-count":7,"title":["Restoration-Based Procedures With Set Covering Heuristics for Static Test Compaction of Functional Test Sequences"],"prefix":"10.1109","volume":"22","author":[{"given":"Irith","family":"Pomeranz","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/43.251160"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907229"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582325"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990272"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122533"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1995.527394"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1996.489478"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1996.489479"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240558"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.568942"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582327"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628895"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639685"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655916"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/43.541449"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556969"},{"journal-title":"Digital Systems Testing and Testable Design","year":"1995","author":"abramovici","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700586"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041810"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1999.757365"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.913755"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260958"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.68"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966682"},{"journal-title":"Fault-Tolerant Systems","year":"2007","author":"koren","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.742864"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/43.908476"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843847"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268848"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2002.1181686"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"1080","DOI":"10.1109\/TCAD.2003.814953","article-title":"PROPTEST: A property-based test generator for synchronous sequential circuits","volume":"22","author":"guo","year":"2003","journal-title":"IEEE Trans Comput Aided Design Integr Circuits Syst"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.836720"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6774899\/06504786.pdf?arnumber=6504786","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:31Z","timestamp":1753207771000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6504786\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":33,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2253499","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}