{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T16:04:50Z","timestamp":1761581090251},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tvlsi.2013.2255070","type":"journal-article","created":{"date-parts":[[2013,4,25]],"date-time":"2013-04-25T18:01:45Z","timestamp":1366912905000},"page":"938-942","source":"Crossref","is-referenced-by-count":10,"title":["Energy Efficiency Optimization Through Codesign of the Transmitter and Receiver in High-Speed On-Chip Interconnects"],"prefix":"10.1109","volume":"22","author":[{"given":"Shih-Hung","family":"Weng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yulei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James F.","family":"Buckwalter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"314","article-title":"A double-tail latch-type voltage sense amplifier with 18 ps setup + hold time","author":"schinkel","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859880"},{"key":"ref12","first-page":"414","article-title":"A 0.28 pj\/b 2 gb\/s\/ch transceiver in 90 nm CMOS for 10 mm on-chip interconnects","author":"mensink","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2000649"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751859"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419258"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2010.5642530"},{"key":"ref5","first-page":"66","article-title":"A 4 Gb\/s\/ch 356 fJ\/b 10 mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90 nm CMOS","author":"kim","year":"2009","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","year":"0","journal-title":"Predictive Technology Model (PTM)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810337"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796511"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2035322"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681646"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6774899\/06508935.pdf?arnumber=6508935","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:43Z","timestamp":1642005103000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6508935\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":13,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2255070","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}