{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T16:47:27Z","timestamp":1754153247461,"version":"3.41.2"},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tvlsi.2013.2255071","type":"journal-article","created":{"date-parts":[[2013,5,1]],"date-time":"2013-05-01T07:55:40Z","timestamp":1367394940000},"page":"850-863","source":"Crossref","is-referenced-by-count":35,"title":["Incremental Trace-Buffer Insertion for FPGA Debug"],"prefix":"10.1109","volume":"22","author":[{"given":"Eddie","family":"Hung","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Steven J. E.","family":"Wilton","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"285","DOI":"10.1109\/TCAD.2008.2009158","article-title":"Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug","volume":"28","author":"ko","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810644"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896480"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1998.722907"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2742-8"},{"key":"ref15","first-page":"41","article-title":"Instrumenting Bitstreams for Debugging FPGA Circuits","author":"graham","year":"2001","journal-title":"Proc IEEE Symp Field-Program Custom Comput Mach"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"874","DOI":"10.1007\/3-540-45591-4_121","volume":"1800","author":"keller","year":"2000","journal-title":"Parallel and Distributed Processing"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/92.678867"},{"journal-title":"The Multi-FPGA Prototyping Platform","year":"2010","author":"dini","key":"ref18"},{"key":"ref19","first-page":"414","article-title":"Replacing testing with formal verification in Intel core i7 processor execution engine validation","author":"kaivola","year":"2009","journal-title":"Proc 21st Int Conf Comput Aided Verificat"},{"journal-title":"Identify Simulator-Like Visibility Into Hardware Debug","year":"2011","key":"ref4"},{"journal-title":"Quartus II Handbook Version 11 1 Vol 3 Verification","year":"2011","key":"ref3"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377673"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339240"},{"journal-title":"Certus Debug Suite","year":"2012","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.102"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"483","DOI":"10.1007\/3-540-44687-7_50","article-title":"Using design-level scan to improve FPGA design observability and controllability for functional verification","author":"wheeler","year":"2001","journal-title":"Proc Intl Conf Field Programmable Logic and Appl"},{"journal-title":"ChipScope Pro 12 3 Software and Cores User Guide","year":"2012","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770739"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145720"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/92.820759"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.103"},{"journal-title":"GCC 4 8 Release Series Changes New Features and Fixes","year":"2012","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950447"},{"key":"ref26","first-page":"1","article-title":"Scalable signal selection for post-silicon debug","volume":"pp","author":"hung","year":"2012","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1109\/FPGA.1995.242049","article-title":"pathfinder: a negotiation-based performance-driven router for fpgas","author":"mcmurchie","year":"1995","journal-title":"Third International ACM Symposium on Field-Programmable Gate Arrays"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6774899\/06510525.pdf?arnumber=6510525","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:30Z","timestamp":1753207770000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6510525\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":27,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2255071","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}