{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T18:38:22Z","timestamp":1768070302915,"version":"3.49.0"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tvlsi.2013.2255628","type":"journal-article","created":{"date-parts":[[2013,5,7]],"date-time":"2013-05-07T15:52:14Z","timestamp":1367941934000},"page":"803-812","source":"Crossref","is-referenced-by-count":3,"title":["Interleaving Test Algorithm for Subthreshold Leakage-Current Defects in DRAM Considering the Equal Bit Line Stress"],"prefix":"10.1109","volume":"22","author":[{"given":"Hyoyoung","family":"Shin","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronics Engineering, Yonsei University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngkyu","family":"Park","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronics Engineering, Yonsei University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gihwa","family":"Lee","sequence":"additional","affiliation":[{"name":"Manufacturing Division, Hynix Semiconductor, Inc., Ichon-si, Gyounggi-do, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jungsik","family":"Park","sequence":"additional","affiliation":[{"name":"Manufacturing Division, Hynix Semiconductor, Inc., Ichon-si, Gyounggi-do, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sungho","family":"Kang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronics Engineering, Yonsei University, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/54.748806"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584045"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2007.4295276"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700618"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1214","DOI":"10.1109\/4.148333","article-title":"A large <formula formulatype=\"inline\"><tex Notation=\"TeX\">${\\rm V}_{\\rm DS}$<\/tex><\/formula> data retention test pattern for DRAM's","volume":"27","author":"franch","year":"1992","journal-title":"Proc IEEE J Solid State Circuits"},{"key":"ref15","year":"1997","journal-title":"Memory"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.280706"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.991387"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DELTA.2002.994601"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2010.23"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"406","DOI":"10.1109\/EDL.1983.25781","article-title":"channel edge doping (ced) method for reducing the short-channel effect","volume":"4","author":"yamauchi","year":"1983","journal-title":"IEEE Electron Device Letters"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584064"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.50"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630097"},{"key":"ref7","first-page":"1","article-title":"Optimization of burn-in test for many-core processors through adaptive spatiotemporal power migration","author":"minki","year":"2010","journal-title":"Proc Int Test Conf"},{"key":"ref2","year":"2010","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref1","first-page":"527","author":"waser","year":"2005","journal-title":"Nanoelectronics and Information Technology Advanced Electronic Materials and Novel Devices"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2005.24"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6774899\/06514723.pdf?arnumber=6514723","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:30Z","timestamp":1753207770000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6514723\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":19,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2255628","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}