{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,5]],"date-time":"2026-10-05T13:06:24Z","timestamp":1791205584505,"version":"4.1.0"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tvlsi.2013.2256810","type":"journal-article","created":{"date-parts":[[2013,5,30]],"date-time":"2013-05-30T18:07:22Z","timestamp":1369937242000},"page":"734-746","source":"Crossref","is-referenced-by-count":3,"title":["Examining Timing Path Robustness Under Wide-Bandwidth Power Supply Noise Through Multi-Functional-Cycle Delay Test"],"prefix":"10.1109","volume":"22","author":[{"given":"Mingjing","family":"Chen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alex","family":"Orailoglu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","first-page":"527","article-title":"Critical-path-aware X-filling for effective IR-drop reduction in at-speed scan testing","author":"wen","year":"2007","journal-title":"Proc ACM\/IEEE 41st Design Autom Conf"},{"key":"ref11","first-page":"1234","article-title":"A physical-location-aware X-filling method for IR-drop reduction in at-speed scan test","author":"hsieh","year":"2009","journal-title":"Proc Design Autom Test Eur Conf Exhibit"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391680"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1002"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159762"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.77"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.118"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.46"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811442"},{"key":"ref4","first-page":"517","article-title":"A vector-based approach for power supply noise analysis in test compaction","author":"wang","year":"2005","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403661"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687420"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687417"},{"key":"ref8","first-page":"1","article-title":"Reducing power supply noise in linear-decompressor-based test data compression environment for at-speed scan testing","author":"wu","year":"2008","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355554"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.782118"},{"key":"ref9","first-page":"265","article-title":"On low-capture-power test generation for scan testing","author":"wen","year":"2005","journal-title":"Proc 23rd IEEE VLSI Test Symp"},{"key":"ref20","first-page":"1432","article-title":"Layout-aware pseudo-functional testing for critical paths considering power supply noise effects","author":"liu","year":"2010","journal-title":"Proc Design Autom Test Eur Conf Exhibit"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269036"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.45"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1949.232969"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/T-AIEE.1928.5055024"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337546"},{"key":"ref25","year":"0"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6774899\/06515389.pdf?arnumber=6515389","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:44Z","timestamp":1642005104000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6515389\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":26,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2256810","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}