{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T23:11:47Z","timestamp":1720048307927},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tvlsi.2013.2257187","type":"journal-article","created":{"date-parts":[[2013,5,24]],"date-time":"2013-05-24T18:02:25Z","timestamp":1369418545000},"page":"838-849","source":"Crossref","is-referenced-by-count":3,"title":["Area-Efficient Asynchronous Multilevel Single-Track Pipeline Template"],"prefix":"10.1109","volume":"22","author":[{"given":"Pankaj","family":"Golani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter A.","family":"Beerel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299301"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.26"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref14","year":"2013","journal-title":"Intel Foundry's First Customers Achronix Rolls"},{"key":"ref15","year":"2010"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666491"},{"key":"ref17","author":"nystrom","year":"2002","journal-title":"Asynchronous Pulse Logic"},{"key":"ref18","year":"2013","journal-title":"Tiempo"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511674730"},{"key":"ref28","author":"prakash","year":"2007","journal-title":"Library characterization and static timing analysis of asynchronous circuits"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.16"},{"key":"ref27","first-page":"218","author":"seitz","year":"1980","journal-title":"System Timing"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.51"},{"key":"ref6","author":"dimou","year":"2004","journal-title":"Clustering and fanout optimizations of asynchronous circuits"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228572"},{"key":"ref5","author":"lines","year":"1995","journal-title":"Pipelined Asynchronous Circuits"},{"key":"ref8","first-page":"198","article-title":"High performance asynchronous pipelines for fine grained dynamic datapaths","author":"singh","year":"2000","journal-title":"Proc Int Symp Asynch Circuits Syst"},{"key":"ref7","author":"joshi","year":"2008","journal-title":"Static timing analysis"},{"key":"ref2","author":"ferretti","year":"2004","journal-title":"Single-track asynchronous pipeline template"},{"key":"ref9","first-page":"1","article-title":"MOUSETRAP: Ultra-high speed transition signaling asynchronous pipelines","author":"singh","year":"2000","journal-title":"ACM Int Workshop Timing Issues Specification Synthesis Digital Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1996.494444"},{"key":"ref20","author":"golani","year":"2010","journal-title":"Theory implementations and applications of single-track designs"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763322"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.114"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2037327"},{"key":"ref26","year":"2011","journal-title":"Multi-level domino bundled-data and mixed template"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2043643.2043649"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6774899\/06519947.pdf?arnumber=6519947","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:31:43Z","timestamp":1642005103000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6519947\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":29,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2257187","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}