{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:52:58Z","timestamp":1759146778572,"version":"3.41.2"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tvlsi.2013.2257900","type":"journal-article","created":{"date-parts":[[2013,5,29]],"date-time":"2013-05-29T14:39:07Z","timestamp":1369838347000},"page":"747-758","source":"Crossref","is-referenced-by-count":24,"title":["Low-Cost Per-Core Voltage Domain Support for Power-Constrained High-Performance Processors"],"prefix":"10.1109","volume":"22","author":[{"given":"Abhishek A.","family":"Sinkar","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hamid Reza","family":"Ghasemi","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael J.","family":"Schulte","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulya R.","family":"Karpuzcu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nam Sung","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Wisconsin-Madison, Madison, WI, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555793"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080550"},{"journal-title":"PARSEC Benchmark Suite","year":"2008","key":"ref10"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"2005","journal-title":"ACM SIGARCH Comput Archit News"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/40.888701"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1535\/itj.0904.02"},{"journal-title":"Intel Workstation Board S975XBX2 Technical Product Specification","year":"2006","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842837"},{"key":"ref17","first-page":"445","article-title":"Power delivery challenges for multi-core microprocessors","author":"mosley","year":"2008","journal-title":"Proc Capacitor Resistor Technol Symp"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885060"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594263"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1952998.1952999"},{"key":"ref4","first-page":"77","article-title":"Dynamic power-performance adaptation of parallel computation on chip multiprocessors","author":"li","year":"2006","journal-title":"Proc IEEE\/ACM Int Symp High-Perf Comput Archit"},{"journal-title":"Intel Turbo Boost Technology 2 0","year":"2011","key":"ref3"},{"key":"ref27","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc IEEE\/ACM Int Symp High-Perform Comput Archit"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228372"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798265"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"ref7","first-page":"123","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"Proc IEEE\/ACM Int Symp High-Perform Comput Archit"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080530"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034076"},{"key":"ref9","first-page":"30","article-title":"Evaluating non-deterministic multi-threaded commercial workloads","author":"alameldeen","year":"2002","journal-title":"Proc Comp Archit Evaluation Using Commercial Workloads"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS.2009.5505767"},{"journal-title":"Fairchild Semiconductor","year":"2006","author":"klein","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842831"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902204"},{"key":"ref23","first-page":"1","article-title":"A hybrid scheme for on-chip voltage regulation in system-on-a-chip (SOC)","volume":"99","author":"gjanci","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840938"},{"journal-title":"McPAT An Integrated Power Area and Timing Modeling Framework for Multicore and Manycore Architectures","year":"2009","key":"ref25"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6774899\/06521392.pdf?arnumber=6521392","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:31Z","timestamp":1753207771000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6521392\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":32,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2257900","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}