{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:48:58Z","timestamp":1759146538775,"version":"3.41.2"},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/tvlsi.2013.2257902","type":"journal-article","created":{"date-parts":[[2014,4,22]],"date-time":"2014-04-22T14:03:45Z","timestamp":1398175425000},"page":"1042-1053","source":"Crossref","is-referenced-by-count":32,"title":["Logical Effort for CMOS-Based Dual Mode Logic Gates"],"prefix":"10.1109","volume":"22","author":[{"given":"Itamar","family":"Levi","sequence":"first","affiliation":[{"name":"Department of Electrical and computer Engineering, Beer-Sheva, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Belenky","sequence":"additional","affiliation":[{"name":"Department of Electrical and computer Engineering, Beer-Sheva, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Fish","sequence":"additional","affiliation":[{"name":"Faculty of Engineering, Ramat Gan, Israel"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271959"},{"key":"ref11","article-title":"Low voltage dual mode logic: Model analysis and parameter extraction","volume":"12","author":"levi","year":"2012","journal-title":"Excepted Elsevier Microelectron J"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1983.1051937"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.641690"},{"key":"ref14","first-page":"85","article-title":"Logical effort model extension with temperature and voltage variations","author":"wu","year":"0","journal-title":"Proc 14th Int Workshop Thermal Invest ICs Syst"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2011.5783613"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147022"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2014239"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2014239"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2033538"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857400"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847892"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382611"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907067"},{"key":"ref8","first-page":"222","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810704"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref2"},{"key":"ref1","first-page":"1","article-title":"Logical effort: Designing for speed on the back of an envelope","author":"sutherland","year":"0","journal-title":"Proc Univ California\/Santa Cruz Conf Adv Res VLSI"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2198678"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122371"},{"key":"ref22","first-page":"1","article-title":"A new series resistance and mobility extraction method by BSIM model for nano-scale MOSFETs","author":"chen","year":"0","journal-title":"Proc Int Symp VLSI Tech Syst Applicat"},{"key":"ref21","first-page":"761","author":"rabaey","year":"2003","journal-title":"Digital Integrated Circuits A Design Perspective"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6803904\/06515657.pdf?arnumber=6515657","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:31Z","timestamp":1753207771000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6515657\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":22,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2257902","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,5]]}}}