{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,28]],"date-time":"2026-10-28T16:57:35Z","timestamp":1793206655477,"version":"4.5.0"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,4,1]],"date-time":"2014-04-01T00:00:00Z","timestamp":1396310400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,4]]},"DOI":"10.1109\/tvlsi.2013.2259512","type":"journal-article","created":{"date-parts":[[2013,5,21]],"date-time":"2013-05-21T14:25:07Z","timestamp":1369146307000},"page":"864-877","source":"Crossref","is-referenced-by-count":89,"title":["FPGA-RPI: A Novel FPGA Architecture With RRAM-Based Programmable Interconnects"],"prefix":"10.1109","volume":"22","author":[{"given":"Jason","family":"Cong","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of California, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bingjun","family":"Xiao","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, University of California, Los Angeles, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","year":"2012","journal-title":"Virtex-6 FPGA Configurable Logic Block Users Guide"},{"key":"ref38","first-page":"1934","article-title":"FPGA routing architecture optimization","author":"shen","year":"2006","journal-title":"Proc 8th Int Conf Solid-State Integr Circuit Technol"},{"key":"ref33","first-page":"82","article-title":"A 5 ns fast write multi-level non-volatile 1 K bits RRAM memory with advance write scheme","author":"sheu","year":"2009","journal-title":"Proc VLSI Circuits Symp"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.919602"},{"key":"ref31","first-page":"664","article-title":"Three-dimensional <formula formulatype=\"inline\"><tex Notation=\"TeX\">$4{\\rm F}^{2}$<\/tex><\/formula> ReRAM cell with CMOS logic compatible process","author":"wang","year":"2010","journal-title":"Proc IEEE IEDM Tech Dig"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424383"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225886"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419060"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3070"},{"key":"ref28","year":"2013","journal-title":"Virtex-7 FPGA Data Sheets"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.141"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941485"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2226747"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2011.5941476"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"3640","DOI":"10.1021\/nl901874j","article-title":"Memristor?CMOS hybrid integrated circuits for reconfigurable logic","volume":"9","author":"xia","year":"2009","journal-title":"Nano Lett"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503052"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884077"},{"key":"ref51","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks Version 3 0"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488745"},{"key":"ref53","year":"2009","journal-title":"Virtex-4 FPGA Data Sheets"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950447"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.2892659"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"927","DOI":"10.1007\/s00339-011-6310-7","article-title":"Resistive switching of silicon-rich-oxide featuring high compatibility with CMOS technology for 3D stackable and embedded applications","volume":"102","author":"huang","year":"2011","journal-title":"Appl Phys A"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681636"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.68"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681535"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840857"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0135"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1145\/2765491.2765510","article-title":"RRAM-based FPGA for ACM normally off, instantly on ACM applications","author":"turkyilmaz","year":"2012","journal-title":"Proc IEEE\/ACM Int Symp Nanoscale Archit"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724454"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723158"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907844"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2082487"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852293"},{"key":"ref49","author":"zhao","year":"2012","journal-title":"Predictive Technology Model (PTM) Website"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.200723561"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.810749"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810675"},{"key":"ref48","author":"kuon","year":"2008","journal-title":"iFAR?Intelligent FPGA Architecture Repository"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/4.475712"},{"key":"ref41","year":"2012","journal-title":"Virtex-6 Family Overview"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"ref43","author":"burger","year":"2011","journal-title":"International Technology Roadmap for Semiconductors"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6774899\/06517940.pdf?arnumber=6517940","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:32Z","timestamp":1753207772000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6517940\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,4]]},"references-count":54,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2259512","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,4]]}}}