{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T22:37:58Z","timestamp":1773787078824,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/tvlsi.2013.2260365","type":"journal-article","created":{"date-parts":[[2013,7,3]],"date-time":"2013-07-03T23:47:11Z","timestamp":1372895231000},"page":"1179-1182","source":"Crossref","is-referenced-by-count":15,"title":["Optimization Scheme to Minimize Reference Resistance Distribution of Spin-Transfer-Torque MRAM"],"prefix":"10.1109","volume":"22","author":[{"family":"Kejie Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ning Ning","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yong Lian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmmm.2007.12.013"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2004313"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424242"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339706"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2040120"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007735"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2027907"},{"key":"ref8","first-page":"296","article-title":"A 45 nm 1 mb embedded STT-MRAM with design techniques to minimize read-disturbance","author":"kim","year":"0","journal-title":"Proc Symp VLSI Circuits (VLSIC)"},{"key":"ref7","first-page":"256","article-title":"Negative-resistance read and write schemes for STT-MRAM in 0.13 $\\mu{\\rm m}$ CMOS","author":"halupka","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556123"},{"key":"ref9","first-page":"228","article-title":"SPRAM with large thermal stability for high immunity to read disturbance and long retention for high-temperature operation","author":"ono","year":"0","journal-title":"Proc Symp VLSI Technol (VLSIT)"},{"key":"ref1","first-page":"258","article-title":"A 64 MB MRAM with clamped-reference and adequate-reference schemes","author":"tsuchida","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6803904\/06553207.pdf?arnumber=6553207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:17:07Z","timestamp":1642004227000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6553207\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":12,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2260365","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,5]]}}}