{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T16:47:28Z","timestamp":1754153248245,"version":"3.41.2"},"reference-count":41,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"SRC"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/tvlsi.2013.2260569","type":"journal-article","created":{"date-parts":[[2013,7,4]],"date-time":"2013-07-04T14:41:15Z","timestamp":1372948875000},"page":"1150-1163","source":"Crossref","is-referenced-by-count":20,"title":["FinCANON: A PVT-Aware Integrated Delay and Power Modeling Framework for FinFET-Based Caches and On-Chip Networks"],"prefix":"10.1109","volume":"22","author":[{"given":"Chun-Yi","family":"Lee","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Princeton, NJ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niraj K.","family":"Jha","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Princeton, NJ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/VETEC.1994.345143"},{"journal-title":"Timing models for MOS circuits","year":"1983","author":"horowitz","key":"ref38"},{"key":"ref33","first-page":"105","article-title":"FinFET SRAM with enhanced read\/write margins","author":"carlson","year":"0","journal-title":"Proc Int SOI Conf"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1077603.1077607"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2293886"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2003.12.030"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref35","first-page":"247","article-title":"Low power 8T SRAM using 32 nm independent gate FinFET technology","author":"kim","year":"0","journal-title":"Proc Int SOC Conf"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.182"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2010.5450554"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457167"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887810"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2006043"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2142183"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2010.13"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492731"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770805"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2017431"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1877745.1877746"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024918"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"journal-title":"Sentaurus TCAD Manual","year":"2006","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2011665"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2012","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065716"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887809"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601953"},{"key":"ref7","first-page":"528","article-title":"Gate sizing: FinFET versus. 32 nm bulk MOSFETs","author":"swahn","year":"0","journal-title":"Proc Design Autom Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2020394"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413133"},{"key":"ref1","first-page":"102","article-title":"The implementation of ${\\rm POWER}7^{\\rm TM}$ : A highly parallel and scalable multi-core high-end server processor","author":"wendel","year":"0","journal-title":"Proc IEEE Int Solid-State Conf Dig Tech"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1721650.1721652"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850834"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.79"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919636"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref26","first-page":"12","article-title":"FinFET performance advantage at 22 nm: An AC perspective","author":"guillorn","year":"0","journal-title":"Proc Symp VLSI Technol"},{"key":"ref25","first-page":"435","article-title":"3D versus. 2D analysis of FinFET logic gates under process variations","author":"chaudhuri","year":"0","journal-title":"Proc Int Conf Comput Design"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6803904\/06553238.pdf?arnumber=6553238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:32Z","timestamp":1753207772000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6553238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":41,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2260569","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,5]]}}}