{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,15]],"date-time":"2026-01-15T14:45:07Z","timestamp":1768488307107,"version":"3.49.0"},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/tvlsi.2013.2261831","type":"journal-article","created":{"date-parts":[[2013,6,14]],"date-time":"2013-06-14T15:12:07Z","timestamp":1371222727000},"page":"1174-1179","source":"Crossref","is-referenced-by-count":62,"title":["Area-Delay Efficient Binary Adders in QCA"],"prefix":"10.1109","volume":"22","author":[{"given":"Stefania","family":"Perri","sequence":"first","affiliation":[{"name":"Department of Electronics Computer Sciences and Systems of the University of Calabria, Rende, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pasquale","family":"Corsonello","sequence":"additional","affiliation":[{"name":"Department of Electronics Computer Sciences and Systems of the University of Calabria, Rende, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giuseppe","family":"Cocorullo","sequence":"additional","affiliation":[{"name":"Department of Electronics Computer Sciences and Systems of the University of Calabria, Rende, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.234"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2007.894839"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.21"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2158006"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2054120"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2220565"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2213356"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875791"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-0551-y"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1063\/1.370670"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5938077"},{"key":"ref3","author":"huang","year":"2007","journal-title":"Design and Test of Digital Circuits by Quantum-Dot Cellular Automata"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2028609"},{"key":"ref5","first-page":"1214","article-title":"Toward designing robust QCA architectures in the presence of sneak noise paths","author":"kim","year":"0","journal-title":"Proc IEEE Design Autom Test Eur Conf Exhibit"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2010.2099665"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2003.1292223"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1002\/1097-007X(200101\/02)29:1<49::AID-CTA132>3.0.CO;2-1"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/4\/1\/004"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.08.020"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.906467"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2012.03.007"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6803904\/06532395.pdf?arnumber=6532395","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:31Z","timestamp":1753207771000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6532395\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":21,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2261831","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,5]]}}}