{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T00:41:15Z","timestamp":1772844075790,"version":"3.50.1"},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/tvlsi.2013.2262103","type":"journal-article","created":{"date-parts":[[2013,6,14]],"date-time":"2013-06-14T15:12:07Z","timestamp":1371222727000},"page":"1054-1059","source":"Crossref","is-referenced-by-count":10,"title":["Software\/Hardware Parallel Long-Period Random Number Generation Framework Based on the WELL Method"],"prefix":"10.1109","volume":"22","author":[{"given":"Yuan","family":"Li","sequence":"first","affiliation":[{"name":"School of Computer, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul","family":"Chow","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Toronto, ON, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiang","family":"Jiang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Minxuan","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Computer, Changsha, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.29"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568526"},{"key":"ref12","first-page":"177","article-title":"Hardware accelerated scalable parallel random number generators for Monte Carlo methods","author":"lee","year":"0","journal-title":"Proc 51st Midwest Symp Circuits Syst"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2194171"},{"key":"ref14","author":"marsaglia","year":"1997","journal-title":"Diehard A Battery of Tests of Randomness"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1268776.1268777"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1214\/aoms\/1177706645"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.81"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.106"},{"key":"ref19","first-page":"275","article-title":"Ziggurat-based hardware Gaussian random number generator","author":"zhang","year":"0","journal-title":"Proc Int Conf Field Program Logic Appl"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1287\/ijoc.1070.0251"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/WSC.2005.1574244"},{"key":"ref6","first-page":"482","article-title":"High performance FPGA implementation of the mersenne twister","author":"shrutisagar","year":"0","journal-title":"Proc 4th IEEE Int Symp Electron Design Test Appl"},{"key":"ref5","first-page":"244","article-title":"An area time efficient field programmable Mersenne Twister uniform random number generator","author":"sriram","year":"0","journal-title":"Proc Int Conf Eng Reconfig Syst Algorithms"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344707"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1093\/ietisy\/e88-d.12.2876"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1132973.1132974"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/272991.272995"},{"key":"ref9","year":"2009","journal-title":"Uncorrelated Pseudo-Random Number Generator IP Cores"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853615"},{"key":"ref22","first-page":"452","article-title":"Hardware discrete channel emulator","author":"boutillon","year":"0","journal-title":"Proc Int Conf High Perform Comput Simul"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2011.5946821"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412133"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6803904\/06532354.pdf?arnumber=6532354","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:30Z","timestamp":1753207770000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6532354\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":23,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2262103","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,5]]}}}