{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:45:50Z","timestamp":1776955550416,"version":"3.51.4"},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/tvlsi.2013.2263155","type":"journal-article","created":{"date-parts":[[2013,7,4]],"date-time":"2013-07-04T14:41:15Z","timestamp":1372948875000},"page":"983-994","source":"Crossref","is-referenced-by-count":27,"title":["On-Chip Memory Hierarchy in One Coarse-Grained Reconfigurable Architecture to Compress Memory Space and to Reduce Reconfiguration Time and Data-Reference Time"],"prefix":"10.1109","volume":"22","author":[{"given":"Yansheng","family":"Wang","sequence":"first","affiliation":[{"name":"Institute of Microelectronics, National Laboratory for Information Science and Technology, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, National Laboratory for Information Science and Technology, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shouyi","family":"Yin","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, National Laboratory for Information Science and Technology, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min","family":"Zhu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, National Laboratory for Information Science and Technology, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Cao","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaojun","family":"Wei","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics, National Laboratory for Information Science and Technology, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.98"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580186"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2048149"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.E93.D.3223"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886411"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639433"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311270"},{"key":"ref18","first-page":"215","article-title":"Instruction buffer mode for multi-context dynamically reconfigurable processors","author":"sano","year":"0","journal-title":"Proc Int Conf Field Program Logic Appl"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380634"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0152-8"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364559"},{"key":"ref6","first-page":"622","article-title":"Mapping an H.264\/AVC decoder onto the ADRES reconfigurable architecture","author":"mei","year":"0","journal-title":"Proc Int Conf Field Program Logic Appl"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380691"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538762"},{"key":"ref7","author":"ebeling","year":"2002","journal-title":"The general rapid architecture description"},{"key":"ref2","year":"2006","journal-title":"White Paper of Reconfiguration on XPP-III Processor"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915091"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2005.1579915"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4434.865890"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2009.2031464"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.917744"},{"key":"ref24","article-title":"NoC concepts with XPP-III","author":"schuler","year":"0","journal-title":"Proc Int Symp Rel Optoelectron Space"},{"key":"ref23","year":"2006","journal-title":"White Paper of Video Decoding on XPP-III PACT"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6803904\/06553240.pdf?arnumber=6553240","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,18]],"date-time":"2026-02-18T21:26:10Z","timestamp":1771449970000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6553240\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":24,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2263155","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,5]]}}}