{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T16:47:27Z","timestamp":1754153247002,"version":"3.41.2"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/tvlsi.2013.2265278","type":"journal-article","created":{"date-parts":[[2013,6,19]],"date-time":"2013-06-19T14:03:33Z","timestamp":1371650613000},"page":"1197-1201","source":"Crossref","is-referenced-by-count":4,"title":["LASIC: Loop-Aware Sleepy Instruction Caches Based on STT-RAM Technology"],"prefix":"10.1109","volume":"22","author":[{"given":"Junwhan","family":"Ahn","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiyoung","family":"Choi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Science, Seoul, Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref11","first-page":"22","article-title":"State-preserving vs. non-state-preserving leakage control in caches","author":"li","year":"0","journal-title":"Proc Conf Design Autom Test Eur"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/313817.313944"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/2.982917"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/2.869367"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/L-CA.2002.8"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TVLSI.2010.2090914"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/HPCA.2011.5749716"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/TVLSI.2010.2086500"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/ASPDAC.2004.1337709"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/IMW.2011.5873205"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/1815961.1816012"},{"key":"ref6","first-page":"148","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"0","journal-title":"Proc 29th IEEE Ann Int Symp Comput Arch"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/TVLSI.2009.2035509"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/2228360.2228406"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ISCA.2001.937453"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TMAG.2010.2042041"},{"year":"2009","author":"muralimanohar","journal-title":"CACTI 6 0 A Tool to Model Large Caches","key":"ref9"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/L-CA.2002.4"},{"key":"ref22","first-page":"334","article-title":"An 82 $\\mu{\\rm A}\/{\\rm MHz}$ microcontroller with embedded FeRAM for energy-harvesting applications","author":"zwerg","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref21","first-page":"737","article-title":"Power and performance of read-write aware hybrid caches with non-volatile memories","author":"wu","year":"0","journal-title":"Proc Design Autom Test Eur Conf"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1145\/2333660.2333738"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1145\/2228360.2228447"},{"key":"ref26","first-page":"87","article-title":"Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design","author":"chen","year":"0","journal-title":"Proc Design Autom Test Eur Conf"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1145\/2159542.2159545"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6803904\/06544280.pdf?arnumber=6544280","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:29Z","timestamp":1753207769000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6544280\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":26,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2265278","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"type":"print","value":"1063-8210"},{"type":"electronic","value":"1557-9999"}],"subject":[],"published":{"date-parts":[[2014,5]]}}}