{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T17:37:38Z","timestamp":1759772258454},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/tvlsi.2013.2265299","type":"journal-article","created":{"date-parts":[[2013,7,9]],"date-time":"2013-07-09T18:03:21Z","timestamp":1373393001000},"page":"1138-1149","source":"Crossref","is-referenced-by-count":10,"title":["Fast Transistor Threshold Voltage Measurement Method for High-Speed, High-Accuracy Advanced Process Characterization"],"prefix":"10.1109","volume":"22","author":[{"family":"Tseng-Chin Luo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mango C-T","family":"Chao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Huan-Chi Tseng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masaharu","family":"Goto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philip A.","family":"Fisher","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yuan-Yao Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chi-Min Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takayuki","family":"Takao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Katsuhito","family":"Iwasaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Cheng Mao Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"11.6.1","article-title":"A 90 nm high volume manufacturing logic technology featuring novel 45 nm gate length strained silicon CMOS transistors","author":"ghani","year":"2003","journal-title":"IEEE IEDM Tech Dig"},{"key":"ref11","first-page":"56","article-title":"Stress memorization technique (SMT) by selectively strained-nitride capping for sub-65 nm high-performance strained-Si device application","author":"chen","year":"0","journal-title":"Symp VLSI Technol Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339693"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705315"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2008.06.002"},{"key":"ref15","first-page":"59","article-title":"An integrated test chip for the complete characterization and monitoring of a 0.25 $\\mu{\\rm m}$ CMOS technology that fits into scribe line structures 150 $\\mu{\\rm m}$ by 5,000 $\\mu{\\rm m}$","author":"jakubiec","year":"0","journal-title":"Proc Int Conf Microelectron Test Struct"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2004.831937"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2004323"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2000278"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355656"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/66.554480"},{"key":"ref3","author":"orshansky","year":"2007","journal-title":"Design for Manufacturability and Statistical Design A Constructive Approach"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2004.826937"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2003.822735"},{"key":"ref8","first-page":"72","article-title":"An efficient statistical model using electrical tests for GHz CMOS devices","author":"lee","year":"0","journal-title":"Proc 5th Int Workshop Stat Metrol"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.24"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339738"},{"key":"ref9","first-page":"257","article-title":"Variation status in l00 nm CMOS process and below","volume":"17","author":"nagase","year":"0","journal-title":"Proc IEEE Int Conf Microelectron Test Struct"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0433"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2002.1193202"},{"key":"ref22","author":"wolf","year":"1994","journal-title":"Silicon Processing for the VLSI Era Volume 3 The Submicron MOSFET"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1982.20707"},{"key":"ref24","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139195065","author":"taur","year":"2009","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2010729"},{"key":"ref26","first-page":"149","article-title":"An integrated methodology for accurate extraction of S\/D series resistance components in nanoscale MOSFETs","author":"kim","year":"2005","journal-title":"IEEE IEDM Tech Dig"},{"key":"ref25","first-page":"1","article-title":"The effective drive current in CMOS invertors","author":"na","year":"0","journal-title":"Proc IEDM"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6803904\/06555943.pdf?arnumber=6555943","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:17:08Z","timestamp":1642004228000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6555943\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":26,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2265299","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,5]]}}}