{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T23:05:52Z","timestamp":1648767952834},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/tvlsi.2013.2265338","type":"journal-article","created":{"date-parts":[[2013,6,21]],"date-time":"2013-06-21T18:02:23Z","timestamp":1371837743000},"page":"1192-1196","source":"Crossref","is-referenced-by-count":9,"title":["Dark Silicon Aware Multicore Systems: Employing Design Automation With Architectural Insight"],"prefix":"10.1109","volume":"22","author":[{"given":"Jason M.","family":"Allred","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanghamitra","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koushik","family":"Chakraborty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/nav.3800020109"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000067"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"ref4","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref3","year":"2011","journal-title":"International Technology Roadmap for Semiconductor"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169034"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2010.5496640"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164926"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000117"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594283"},{"key":"ref1","first-page":"93","article-title":"Design perspectives on 22 nm CMOS and beyond","author":"borkar","year":"0","journal-title":"Proc 46th IEEE Design Autom Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763030"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6803904\/06545364.pdf?arnumber=6545364","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:17:08Z","timestamp":1642004228000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6545364\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":15,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2265338","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,5]]}}}