{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,4]],"date-time":"2026-10-04T18:03:26Z","timestamp":1791137006191,"version":"4.1.0"},"reference-count":54,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. VLSI Syst."],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/tvlsi.2013.2265754","type":"journal-article","created":{"date-parts":[[2013,6,28]],"date-time":"2013-06-28T14:55:12Z","timestamp":1372431312000},"page":"957-970","source":"Crossref","is-referenced-by-count":20,"title":["Nonvolatile CBRAM-Crossbar-Based 3-D-Integrated Hybrid Memory for Data Retention"],"prefix":"10.1109","volume":"22","author":[{"given":"Yuhao","family":"Wang","sequence":"first","affiliation":[{"name":"School of Electrical and Electronic Engineering, Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Computer Engineering, Singapore"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687449"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.919602"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2051191"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837244"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2016019"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/NVMT.2005.1541405"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.2.061401"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.904402"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1063\/1.2777170"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1063\/1.2712777"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.67"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2010.5751466"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1021\/nl203687n"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.366"},{"key":"ref1","first-page":"258","article-title":"A 64 Mb MRAM with clamped-reference and adequate-reference schemes","author":"tsuchida","year":"0","journal-title":"Proc IEEE Int Solid State Circuit Conf"},{"key":"ref20","year":"0","journal-title":"CACTI An Integrated Cache and Memory Access Time Cycle Time Area Leakage and Dynamic Power Model"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560201"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6263047"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2009.0106"},{"key":"ref26","first-page":"129","article-title":"Distributed data-retention power gating techniques for column and row co-controlled embedded SRAM","author":"hua","year":"0","journal-title":"Proc IEEE Int Workshop Memory Technol Design Test"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2186822"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815980"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref54","first-page":"567","article-title":"A 65 nm low-power embedded DRAM with extended data-retention sleep mode","author":"nagai","year":"0","journal-title":"IEEE Int Solid State Circuit Conf Dig Tech Papers"},{"key":"ref53","first-page":"55","article-title":"SRAM leakage suppression by minimizing standby supply voltage","author":"qin","year":"0","journal-title":"Proc 5th Int Symp Quality Electric Design"},{"key":"ref52","first-page":"1","article-title":"Performance characterization of SPEC CPU benchmarks on intel's core microarchitecture based processor","author":"bird","year":"0","journal-title":"Proc SPEC Benchmark Workshop"},{"key":"ref10","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability","author":"sheu","year":"0","journal-title":"Proc IEEE Int Solid State Circuit Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488320"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1166\/sam.2011.1172"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2177803"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333709"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609463"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2005.10.019"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2136443"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2180441"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2012.6331444"},{"key":"ref19","article-title":"Design of single saw-tooth-pulse based STT-RAM readout circuit by NVM SPICE","author":"wang","year":"0","journal-title":"Proc IEEE Non-Volatile Memory Technol Symp"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629318"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892207"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"30","DOI":"10.1145\/2765491.2765498","article-title":"Design exploration of ultra-low power non-volatile memory based on topological insulator","author":"yuhao wang","year":"2012","journal-title":"2012 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH) NANOARCH"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref7","first-page":"256","article-title":"Negative-resistance read and write schemes for STT-MRAM in 0.13 $\\mu{\\rm m}$ CMOS","author":"halupka","year":"0","journal-title":"Proc IEEE Int Solid State Circuit Conf"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818145"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2116120"},{"key":"ref46","year":"0","journal-title":"International Technology Roadmap of Semiconductor"},{"key":"ref45","first-page":"1","article-title":"Design implications of memristor-based RRAM cross-point structures","author":"xu","year":"0","journal-title":"Proc Design Autom Test Eur Conf Exhibit"},{"key":"ref48","first-page":"693","article-title":"Thermal-reliable 3D clock-tree synthesis considering nonlinear electrical-thermal-coupled TSV model","author":"shang","year":"0","journal-title":"Proc Asia South Pacific Design Automat Conf"},{"key":"ref47","author":"hennessy","year":"2011","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2010.5556229"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/21\/19\/195201"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/4.75050"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784590"}],"container-title":["IEEE Transactions on Very Large Scale Integration (VLSI) Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/92\/6803904\/06549168.pdf?arnumber=6549168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T18:09:30Z","timestamp":1753207770000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6549168\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":54,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tvlsi.2013.2265754","relation":{},"ISSN":["1063-8210","1557-9999"],"issn-type":[{"value":"1063-8210","type":"print"},{"value":"1557-9999","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,5]]}}}